Subject: DECO Class Notes	Unit No: I
Faculty: A-Swathi Topic: Number-system	Lecture No: Date Conducted:
Number system	Page No:
	1. 1. 10° 0°
Number system:	Est Ste La s
A system that is used for vepreser	sting numbers
a and the number suster).	
In digital electronics, the numbers are	
represent the information.	
line of is important to learn and unde	erstand different
and interpret the information in the f	form of numbers.
Several types of purples syste	mo and the.
basis of this classification is the base	or radia of
basis of this classification is donot	by the numbers
the number of systbols used to denot	
in the number system.	
Types of Number Systems:	particulty
	umber systems
Depending on the	longe dout made
Can be classified into 4 major types.	
They are 1. Decimal Number system	
2. Binary Number system	时, 西洋城市 白
Z onthe line hor Sustem	South - Trains
3. Octal Number System	
4. Hexadecimal Nymber system	
. The number system which we human	n beings commo
• The number system to	a straint
ly use is the decimal number system	consisting of
digits 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9.	
· But in computers, instructions as well a	as data are
But in computers, where eastern concerter	and dinits action
stored in binary number system consisting	



It is so because binary digits o and I can be easily represented by an electrical switch. If the switch is closed it could be 'I' and if it is open it could be o'. Decimal Number System: The system of numbers which has base or radia lo, i.e uses total 10 symbols to represent numbers of the system is called decimal number system. * The symbols used in the decimal number system are 0,1,2,3,4,5,6,7,8,9; where each of these symbols assigned a specific value. * It is a positional weighted system. i.e. the value attached to a symbol depends on its location with respect to the decimal point. Deligned * Each symbol in the number is called a digit. * The left most digit in any number representation, which has the greatest positional weight out of · all the digits represent in that number, is called the most significant Bigit (M.30). * The right most digit, which has the least positional weight out of all the digits represent in that number is called the least significant digit (LSD). * The digits on the left side of the deermal point form the liteger part of a decimal number and



Subject: DECO Unit No: I **Class Notes** Faculty: A. _ Cwathi Topic: Decimal Number system Lecture No: Date Conducted: Page No: 2 those on the right side form the fractional part. * The digits to the right of the decimal point have and weights which are negative powers of 10 have : * The digits to the left of the decimal point weights which are positive powers of 10. * The value of a decimal number is the sum of the products of the digits of that number with their respective column weights. * The weight of each column is lotimes greater than the weight of the column to 15 stight. In general, the value of any decimal number dy dn-1 dn-2 - - - d, do. Exa Let us consider a number 247. The number is said to have 3 digits (2,4 and 7) Eachone known as decimal digit. The digit "2" in view of its position has a value equal to 200 111y 4 has a value equal to 40 and 7 has a value 7. Hence the value of the given number can be given as 247 = 2×100 + 4×10 + 7×1 $= 2x10^{2} + 4x10^{1} + 7x10^{0}$ The position value of 7 is 1, the positional value of 4 is 10, and 2 is 100. Massis



In general, the value of any mixed decimal number $d_{0}d_{0-1}d_{0-2} - - - d_{2}d_{1}d_{0} - d_{-1}d_{-2}d_{-3} - - - d_{-K}$ is given by + (d1 × 10) + (d0 × 10) + $(d_{n} \times 10^{n}) + (d_{n-1} \times 10^{n-1}) + - (d_1 \times 10^{-1}) + (d_2 \times 10^{-2}) + --$ Ex 8. Consider the mixed decimal number 9256,26 Using digits 2,5,6,9. $9256 \cdot 26 = 9 \times 1000 + 2 \times 100 + 5 \times 10 + 6 \times 1 + 2 \times (1_0) + 6 \times (1_{100})$ $= 9 \times 10^{3} + 2 \times 10^{2} + 5 \times 10^{1} + 6 \times 10^{1} + 28 10^{1} + 6 \times 10^{2}$ The positional value of 2 should be lessthan that of 6 by 10 times (and so equal to 10) The digit 6 is the least significant digit The digit 9 is the most significant digit * Consider another number 65-92, 69 using the same digils 2,5,6,9 $6592.69 = 6 \times 10^{3} + 5 \times 10^{6} + 9 \times 10^{6} + 2 \times 10^{6} + 6 \times 10^{6} + 9 \times 10^{6}$ Here The digit 9 is the Most significant digit The digit 6 is the least significant digit ... Note: The difference in positional values of the Same digits, when placed in different positions.



Unit No: T Subject: DECO **Class Notes** Lecture No: Faculty: A . Swath Date Conducted: Topic: Binary Number System Page No: Z Binary Nomber system: The binary number system is a positional weighted. system * The base or radia of this number system is 2: Hence, it has two independent symbols. * The base itself cannot be a symbol The symbols used are 'o' and '! * A binary digit is called a bit. * A binary point seperates the integer and fractiona' parts. # The weight of each bit position is one power of 2 greater than the weight of the position to 113 immediate right. * The first bit to the left of the binary point. has a weight of 2° and that column is called the units column. * The second bit to the left has a weight of 2' and 97 13 in the 2's column. * The third bit to the left has a weight of 22 and It is in the 4's column, and so on * The first bit to the right of the binary point has a weight of 2 and it is said to be in the. 1/2's column, the next right bit with whof 2 is in the 14's column, and so on.

Let us consider a binary number 1010 •This number consists of 4 binary digits (BIT3) . The decimal value of the binary number is the Sum of the products of all its multiplied by the weights of their respective positions. $1010 = 1x^{3} + 0x^{2} + 1x^{2} + 0x^{0}$ • The value of 1010.10 can be given as $1010 \cdot 10 = 1 \times 2^{3} + 0 \times 2^{2} + 1 \times 2^{2} + 0 \times 2^{2} + 1 \times 2^{2} + 0 \times 2^{2}$ · In this case, the point is known as the binary point. . The binary digit 'o' present after the binary point is now LSB. · The binary number system is used in digital Computers because the switching circuits used in these computers use two state devices such as transistors, diodes etc. · A transistor can be off or on, a switch can be OPEN or CLOSED, a diode can be OFF or ON etc. · These devices have to exists in one of the two possible states. So, these two states can be represented by the symbols a and I respectively. . colosi :



Class Notes Unit No: I Subject: DFC0 Lecture No: Faculty: A. Swothi Date Conducted: Topic: octal Number system Page No: 4 Octal Number System : As the number value increases, the no. of digits to be used in the binary number system increases * In order to make it easier for the user, the octal number system was used. * It has a base or radia &: * It consists of digits 0,1,2,3,4,5,6 and 7. * In this system, all the numbers are given as combination of these symbols. * It is an important system which is after used in miero computers. ₩X ° Let us consider an octal number 352. This number consists of three octal digits. * Each of these digits has a positional value, i.e. weightage to each position will be powers of 8. * The right most digit 2 has the least weightage. The left most digit 's' has the heighest weightage. * The value of the octal number 352, is given by 352 = 3×8 + 5×8 + 2×8°.

Hexadecimal Number system? The hexadecimal number system has a base of 16 This means this system has 16 (text decimal) symbols · Since the basic numbers we used to have only ten digits (from 0 to 9) The first six letters of the english alphabets are borrowed to make the remaining 6 symbols. • Hence this system is made up of the symbols 0,1,2, 3,4, 5, 6, 7, 8,9, A, B, C, D, E and F-· All the numbers are given as combination of these symbols. · Each of these digits has a positional value. • The weightage to each position will be a power of 16. Let us consider a heradecimal number 5C. Ex ° This number consists of two hexa decimal digits. The rightmost digit c' has the least weightage. The left most digit 5 has the most weightage. The value of the 5c should probably writted as $5c = 5x/6' + c x/6^{D}$ c' corresponds to the decimal no 12, $5C = 5 \times 16 + 12 \times 16^{\circ}$ So,

Unit No: I Class Notes Change Crabole Lecture No: Subject: DECO Link to Session sectored promit too Faculty: A Swath Planner (SP):S.No.... of SP Topic: Conversions **Book Reference:** Date Conducted: Conversion of numbers from one radia to Page No: 5 another radia. Decimal to Binary: CI YOUNDON IDON'S There are many ways of converting decimal numbers to binary numbers the most commonly used is the dibble - d'abble method. +> TO convert decimal number system to binary number divide the given number successively by 2 system, till the quotient is zero and read the remainders from bottom to top for integer. * To convert the given decimal fraction to behavy, multiply the decimal fraction by 2 till Successively the product is 'o' or till the required accurancy is keep the integer in the product as it is and read obtained. the integers in the product from top to bottom. hantiful lbe diven freedom by EXS 1. convert 5210 to binary using double-dabble method We divide the given decimal number successively SI by 2 division Remainders ALL SURFICE 52 years all mi and the 2 read the 26 c(10,910,0,0) - 0 remainders from 11/ 22 13 -0.0 bottom to top 6 2 3

read the remainders upwards (i.e. from bottom to up) to get equivalent binary number $(52)_{10} = (10100)_2$ Ex: Convert (105.15)10 to binary Using dibble-dabble method. sol the given decimal number is a mixed number convert loteger and fraction part seperately. to there even bers the most of Conversion of 105,0 successively divide by 2 till the quotient is zero and read the remainders from bottom to top. successive division a states and is ze 2 105 DEVE BOD 52-1 reprint of yet of anothed essively moltiply the declined for 8 Si panono2 ban 2 1 the integer in the product as conversion of (0,15) or tobory sit of crapital sit Multiply the given fraction by 2 keep the integer in the product as it is and multiply the new-fraction in the product by 2. Continue this process till the product is zero, and read the integers in the products from top to bottom. Given fraction 0.15 $(0.15)_{10} = (0.001001)_2$ 10:30 0-15042 . The final result is 0.60 030 042 1.20 0.60 64 2 $0.40 \quad (105.15)_{10} = (1/01001 \cdot 001001)_2$ 20 54 2



Unit No: T **Class Notes** Subject: DECO Lecture No: Faculty: A:Goodbi Date Conducted: Topic: Conversions Page No: 6 Decimal to octal: To convert a mixed decimal number to a mixed octal number, convert the integer and fraction parts seperately. * TO convert the given decimal integer number to octal Successively divide the given number by 8 till the quotient is 0. The last remainder is the MSB. * The remainders read upwards that gives the equivalent octal integer number. Exo Convert 37810 to octai Sol we divide the given decimal number by & · successively and read the remainders from bottom to up. Successive division Remainders MALLEN. lic cetal 378 8 47 5 8 Read the remainders from bottom to up Therefore, $378_{10} = 572_{8}$



To convert the given decimal fraction to octal successively multiply the decimal fraction by 8 till the product is 'o' or till the required accuracy is The first integer from the top is the MSB obtained. The integers to the left of the octal point read downwards that give the octal fraction. EX Convert (0.93)10 to octal 7.44 3.52 4,16 0.93×8 0.94×8 0.52 X8 11.28 0.16 × 8 Read the integers to the left of the octal point downwards. $(0.93)_{10} = (0.7341)_{8}$ * Conversion of large decimal numbers to binary and large binary numbers to decimal can be conveniently the getal number to and quickly performed Via octal. EXO Convert 1011110100012 to decimal Sol since the given binary number is large. We first convert this number to octal then Convert octal number to decimal



Subject: DECO Unit No: <u>T</u> **Class Notes** Faculty: A Gwathi Lecture No: Date Conducted: Topic: Conversions Page No: - $(10111101000)_{9} = (572)_{8}$ $(5721)_8 = 5x8^3 + 7x8^2 + 2x8' + 1x8^\circ$ = 2560 + 448 + 16 + 10 min banant indi Exo Convert (5497) 10 to binary St since the given decimal number is large, we first convert this number to octal and then convert the octal number to binary. Remainders successive division 8 5497 CI STAT 8 687 + 85 8 5 8 10 n an alt wave 8 000 the hiteres in There fore, $(5497)_{10} = (12571)_8$ $(12578)_{g} = (001010101111001)_{2}$



Decimal to Hexadecimal: To convert decimal to hexadecimal, successively divide the given number by 16 till the quotient is d The last remainder is MSB. The remainders read from bottom to top give the equivalent hexadecimal integer. * To convert hereadecimal fraction to heradecimal, . Successively multiply the given decimal fraction and subsequent decimal fraction by 16, till the product is o' or the required accuracy is obtained, and Collect all the integers to the left of the decimal point. The first integer is the MSB and the read the 9ntegers from top to bottom give the hexadecimal -fraction. This is known as the hex dabble method. Exo Convert (2598.675)10 to here 3) The given decimal number is a mixed number Convert the integer and fraction parts Seperately Remainder Conversion of 2598 Decimal Hed 16 2598 162 161 ·2 ·2 16 10 0



Unit No: T Subject: DECO **Class Notes** Lecture No: Faculty: A Swath Date Conducted: Topic: Conversions Page No: 8 Reading the remainders upwards, $2598_{10} = A26_{16}$ Conversion of 0.675 Given fraction is 0.675 1 10.8 0.675 × 16 1 12.8 0-800 × 16 12.8 0:800 X 16 12.8 0.800 × 16 Reading the integers to the left of hexadecimal point downwards, $0.675_{10} = 0.4$ CCC 16 : 2598.67510 = A26. ACCC16. Convert 49056 10 to binary Ex : Sol. The given number is very large. It is tedious to convert this to binary directly. So, convert this to her first and then convert the here to binary. Remainder to to to so it Decimal Here 16 49056 Binary 30.66 16 0000 . 10 10 A 15 F 191 16 16 0 1011 ... 4905610 = BFA016 = (1011 11 11 1010 0000),

Binary to octal ? To convert a binary number to an octal number, starting from the binary point make groups of 3 bils each, on either side of the binary point, and replace each 3-bit binary group by the equivalent octal digit. Ex 8 1. Convert 110101.1010102 to octal Sol Groups of 3 bits are 110101. 101010 convert each group to 6 5 octal - The result is (65.52)8 2. Convert 10101111001.01112 to octal Sol Groups of 3 bils are 10 [0] [1] pot. of 010 101 111 001 - 011 2 3 7 1 1 . 3 convert each group to octal ... The result is (2571.34) 8 $(1010111001 \cdot 0.111)_2 = (2571 \cdot 34)_8$ Coos's Star in Have and the later of the

Unit No: I Subject: DECO **Class Notes** Lecture No: Faculty: A. Swathi Date Conducted: Topic: Conversions Page No: 9 Binary to Decimal: Binary numbers may be converted to their decimal equivalents by the positional weights method * In this method, each binary digits of the number is multiplied by its position weight and the product terms are added to obtain the decimal number. Ex : Convert 101012 to decimal. positional weights 24 23 22 21 2 Binary number 10 $(10101)_2 = (1\times2^4) + (0\times2^3) + (1\times2^2) + (0\times2^2) + (1\times2^9)$ = 16 + 0 + 4 + 0 + 1= 21 10 Convert 11011-1012 to decimal $\frac{S_{2}}{2} + \frac{2}{2} +$ + $(1x2^{-1}) + (0x2^{-2}) + (1x2^{-3})$ 16+8+0+2+1+0.5+0+0.125 = 27.62510 -: (11011·101) 2 = (27-625)10

Binary to Hexadecimal? To convert a binary number to a heradecimal number, starting from the binary point, make groups of 4 bits each, on either side of the binary point and replace each 4-bit group by the equivalent hera decimal digit. Ex convert 10110110112 to hexadecimal I Make groups of 4 bits, and replace each 4-bitgroup by a her digit. Groups of 4 bils are 0010 1101 1011 2 D B convert each group to her (20B)16 The result is Ex; convert 0/01/11/01/ 01/11/2 to herade amal Given binary number is <u>010/111/011.011/11</u> Groups of 4 bits are 0010 1111 1011 - 0111 1100 Convert each group 2 F i to her (2FB.7C)11 -' .- The result is 01(06) 101 - - (101 100)



Unit No: Subject: DECO **Class Notes** Lecture No: Faculty: A. Swathi Date Conducted: Topic: actal to Decimal Page No: 10 Octal to Decimal: Convert an octal number to a decimal number, To multiply each digit in the octal number by the weight of its position and add all the product terms. The decimal value of the octal number dodn-1-- dd. $d_1 d_2 = - d_k is (d_n \times e^n) + (d_n \times e^{n-1}) + - - + (d_0 \times e^n) + (d_1 \times e^n) + -$ Ex: Convert 4057.068 to decimal $\frac{59}{4057.66_8} = 4x8^3 + 0x8^2 + 5x8' + 7x8^2 + 0x8 + 6x8^2$ = 2048 + 0 + 40 + 7 + 0 + 0.0937= 2095.0937 moctal to Binary: To convert a given octal number to binary, just replace each octal digit by its 3-bit binary equivalent. I pi lipit and door prolopi EX: Convert 367.528 to binary Sol Given octal number is 3 · 101 010 · Convert each octal digit 011,110 to binary The result is 1. Hurse sal

Octal to Hexadecimal: To convert an octal number to bexadecimal, the simplest way is to first convert the given octal number to binary and then the binary number to hexadecimal. 6 6 8 Exe Convert 756.603 g to hea Given octal number is 756.603 Convert each octal digit 111 101 110 - 110 000 011 Erroup of four bits are 0001 1110 1110 . 1100-0001 1000 Convert each four-bitgroup I E E . C to hea (IEE.CIS)IG The result is Hexadecimal to Binary & To convert a heradecimal number to binary, replace each ber digit by 1/5 4-bit binary group. Ex : Convert 4 BAC. BO, to Binarry Sol Given her number is 4 B A C . B O. Convert each her digit 0100 1011 1010 1100 :1011 0000 to 1014-bit binary. (0100 1011 1010:1100 . 1011 0000)2 The result is



Subject: DECO **Class Notes** Unit No: T Faculty: A. Swathing Lecture No: Topic: Heradecimal to Decimal Date Conducted: Page No: 11 Hexadecimal to Decimal: To Convert a heradecimal number to detainal, muttiply each digit in the hex number by its position. neight and add all those product terms. Ex ° Convert 50716 to decimal Sel Muttiply each digit of 507 by its position weight and add the product terms. $5CT_{1L} = (5\times16^2) + (12\times16^2) + (7\times16^2)$ $= 1280 + 192 + 7 = 1979_{10}$ Hexadecimal to octal: To convert a hexadecimal number to octal, the simplest way is to first convert the given octal no to binary and then the binary number to octal. Exe convert B9F. AE16 to octal 9 FALE ·R Set Given her number is 1011 1001 1111 . 1010 1110 Convert each here digit. to binary 01 110,011111.101 011 100 Group of three bils are Convert each 3 bit group 5627.534 to octal The result is (5627, 534)8.

Brary Arithmetic: Avithmetic operations such as addition, subtraction, multiplication and division can be carried out in any number system. * The method followed is similar to the method followed In the decimal number system. Binary Addition: The roles for binary addition are 0+0=0 0+1=1 1+0=1 1+1=10 i.e owith carry 1 Add the binary numbers 1101.101 and 111.011 Ex : $\frac{-1}{2}$ $\frac{-2}{2}$ $\frac{-3}{2}$ 8421 SO 1101-101 + HILLING P Harrison 10101.0000 1+1=0, with a carry of 1 to the 2 column In the 23's column 0+1+1=0, with a carry of 1 to the 21 column In the 23 column 1+0+1 =0, with a carry of 1 to the 1's column In the 21's column 1+1+1=1, with a carry of 1 to the 2's column In the 15 column 0+1+1=0, with a carry of 1 to the \$5 column In the 2's column 1+1+1=1, with a carry of 1 to the s's column In the 4's column 1+1 = 0, with a carry of 1 to the In the 8's colum 16's Column



Subject: DEC0 **Class Notes** Unit No: T Faculty: A. Swatthi Lecture No: Topic: Binary subtraction Date Conducted: Page No: 12 Binary Subtraction: The binary subtraction is performed in a manner Similar to that in decimal subtraction. The rules for Binary subtraction are 0-0=0; 0-1=1; with a borrow of 1 |-02|; |-|=0.EXE subtract 111.111, from 1010.012 $8421 2^{1}2^{-2}2^{-3}$ (column numbers) SJ 1010 .010 111, 111 10010 011 In the 23 column, all can't be subtracted from a o' so, borrow a i' from the 22 column, making the 52 column The i borrowed from the 2² column becomes 10 in the 2⁵ column. In the 2² column 10-1 = 1 In the 21 column |-| = 0In the \$'s column 1-1 = 0 Now, in the 2's column, a'l' can't be subtracted from a o'. So, borrow a i' from the 4's column. But in the 4's column has a b In the 2's column 10-1=1 In the 4's column In the 8's column 1 - 1 = 00 - 0 = 0Hence, the result is (0010,011)2

Brary Muttiplication: There are two methods of binary moltiplication-The paper method and the computer method. Both the methods obey the multiplication rules. $0 \times 0 = 0$; $0 \times l = 0$; |x0 = 0; |x| = lEx.º 11012 by 1102 Muttiply S 1101 X 11 0 0000 1101 1101 1001110 Binary Division: Like multiplication, division too can be performed by -two methods. The paper method, and the computer method. Er Divide 1011012 by 1102 Sol Divisor 110 can't go in the first three bits of the dividend i.e 10/, so, consider the 1sty bits 1011 of dividend. 110)101101 (111. 1001 110 011 110 000 Therefore, 101101 = 110 = 111-1



Subject: DECO	Class Notes	Unit No: <u>T</u> Lecture No:
Faculty: A. Swathi Topic: Complements		Date Conducted:
Complements:	at ostrajua (as trada	Page No: 2
Complemen	ts are used in dig	ital computers for
Simplifying th	e subtraction operation	thing and for logical
manipulation.		
These are two	types of complements	for each base 'r' system
	complement and	I the boo set
2. The (r-1)'s complement	and and she was
* when the v	alue of the base's	is substituted in
the name, th	e two types are re	ffered to as the
2's and is c	omplement for binary	numbers and
loss and g's ce	omplement for decim	al numbers.
(r-1)'s complem	pent "(coord) . la run	Verse States
Given a r	number I'N' in base	's' having in digits,
the (r-n'3 com	plement of Nis d	efined as
(r	272 North parts at	the real to significant
* For decimal	numbers r=10 and	r-1=9
so, the gis a	complement of N is ($(10^{-1}) - N$
Now, 10" rep	resents a number t	hat consists of a
single 1 fol	lowed by numbers.	and the second
10 ² -1 is a r	number represented	by n q'3.
* For example	, with n=4, we ha	ve 104 = 10000
ye number are	and 104-1 = 999	9
It follows .	that the q's complex	ment of a decimal no
	by subtracting each	



Ex: Find the q's complement of 546700 The g's complement of 546700 is, 999999 SAMENORENO - 546700 453299 For binary numbers : r=2 and r-1=1 So, the i's complement of N is (27-1)-N. * 27 is represented by a binary number that consists of a j'-followed by mois. * 27-1 is a binary number represented by 2113. For example, with n=4, we have $2^{4} = (10000)_{2}$ and 24-1 = (111) Thus, the i's complement of a binary number is obtained by subtracting each digit from 1. 's complement i's complement of a binary number is formed by changing is into o's and o's into i's. te Binary complements are used to represent the negative numbers have approximate The subtraction of binary number is carried out by taking the complement of the number and In all - Marsh radding. that dats politications politication



Subject: DECO Class Notes Unit No: T Faculty: A. Swathi Lecture No: Topic: 1/3 Complement Date Conducted: Page No: 14 Exe 1) is complement of 1011 is 0100. Q. is complement of 01111 is 10000. -> subtract (1010)2 from (1100)2 by using is complement S) This is explained stop by step Step: The is complement of 1010 is 010) steps: This is added to 1100 whigh gives 1100 is complement of 1010 0101 713 complement of 1010 0001 steps: It can be noticed that the operands have 4 bils while the result of addition has 5 bits. * The entra bit (1) is represent at the M3B is known as the end arround carry (eac) or when we get eac, it means that the differe nee is positive and the actual value is obtained by adding the end carry to the LSB * In case of end carry is not there, there it means that the difference is negative and the actual value is obtained by taking. The is complement of this result min sub-sense 1 l O D 010 10001 Taking the end arround Carry \rightarrow and adding to 'LSB' I' 0010 -> Result



Ex: Subtract 1001-101 from 1100-001 Step: is complement of 1001-101 is 0110.010. Conservations D. step2: Adding 1100.001 is complement of 1001.101 0110.010 Taking the end carry bit and L10010:011 adding to LSB 7'. Steps: CI 301 Result 0010.100 Subtract 101 from 1101 and an poly Exe ed The length of 1101 is 4 bits The length of 101 is shits. I as it all lot is also write as <u>oto</u> step : is complement of 0101 is 1010 step2 = Adding 1101 and 1010 por mails 1101 1010 is complement of 0101 ITO, 11 Taking end arround carry and L adding to ASB, "1' 1000 Result. Step, 3 -Adding leading zeros for the number with less number of bils. so as to make the lengths of both the numbers same before taking complement. 100



Unit No: I Subject: DECO **Class Notes** Lecture No: Faculty: A - Lwathi Date Conducted: Topic: r's Complement Page No: r's complement: The r's complement of an "n'digit no 'N' in base'r' is defined as show for N=0 and 0 for N=0 * Comparing with the (r-D's complement, he note that the r's complement is obtained by adding i' to (r-1)'s complement. since, $y^{n} - N = [(y^{n} - 1) - N] + 1$ Ex: Find 10's complement for 2389. step1: First find the 95 complement of 2389 9999 $\frac{-2389}{7610}$ g's consplement of 2389 1 badding 1 to 13B Step : 7611 The Result, Steps ? Es: The 2's complement of 101100 is, step: is complement of 101100 replace is by is and is by is a) 010011 010011 step: Adding 1 to LSB + 11 Orit Steps: we get the result.



Method 2 Toscal (Vine) Sh 7 For 10's complement The los complement of 246700 is step: Leaving the two zeros unchanged Step & subtracting 7 from 10 and subtracting other digits from 9 y sale affor printing of J - 24670000 25 5 11-7.533 (000 (m) c'(m) ot step: The result is 753300; 11 19 1000 > For 2's Complement themalonous and bill the The 2's complement of 1101100 is Step & By leaving all heast significant 0's and first i' un changed. And then replace all is by o's and all o's by i's in all other higher, significant bits. 1101100 Steps : 211 that the completenent of tot 10013 (200100) top of pit of another 0010100 steps? The 2's complement of 1101100 is 0010100. the fig the

Unit No: T Lecture No: Subject: DECO Class Notes Link to Session Faculty: A.Swoth Planner (SP):S.No.... of SP Topic: Complements Book Reference: Date Conducted: 9's complement method of subtraction Page No: 16 To perform decimal subtraction using the 95 complement method, O obtain the 9's complement of subtrahend and Badd it to the minuend. call this number the intermediate result. . If there is a carry, it indicates that the answer is positive 3 Add the carry to LSD of this resultinget the answer. carry is called end around carry. -) If there is no carry, it indicates that the answer is negative and the intermediate result is it's 9's complement Take the 9's complement of this result and place a negative sign in front to get the answer. Ex: subtract 745.81-436.62 by using the q's complement method . sol step: there Minuend is =745.81 and Subtrahend is = 436.62 obtain the q's complement of subtrahend. 999.99 -436.62 563.37 . Stop : add it to the minuend.

745.81 + 563.37 g's complement 11309.18 > end around Carry. steps: Add end around carry to the LSD of this result 1]309.18 Intermediate result + ↓ ↓ Find around carry 309.19 Result The carry indicates that the result is positive. 50 answer is +309.19 EX: 2 436.62-745.81 by using 9's complement method. So Step: q's complement of subtrahend is 999-99 745.81 254-18 Step : Add 436.62 Minuend + 254.18 q's complement of subtrahend 690.80 Step: There is no carry indicating that the result is negative: so take q's complement of the intermediate result and pot a minus sign . . The 9's complement of 690.80 is 999.99 690.80 309.19 ... The answer is 1-309,19 Hub 30, WE

Unit No: T Lecture No: Class Notes Subject: DECO Link to Session Faculty: A Swath Planner (SP):S.No.... of SP Topic: Complements Book Reference: Date Conducted: 10's complement method of subtraction Page No: 17 To perform decimal subtraction using the 10's complement method, 1. obtain the 10's complement of the subtrahend and 2. add it to the Minuend. NH+ 1 gut 3. If there is a carry, ignore it. The presence of carry indicates that the answer is posifive The result obtained is itself the answer. -) If there is no carry, it indicates that the answer is negative and the result obtained is its lo's complement. obtain the 10's complement of the result and place a Degative sign infront to get the answer. Ex O Subtract 2928.54 -416.73 using los complement method . step: Obtain the 10's complement of subtrahend SO 9999.99 0416.73 9583-26 -> g's complement +1 -> los complement add ' 2928,54 Step2 : 9583.27 10's complement of 416.73 12511.81 Ignore carry 123 There is a carry indicating that the answer is positive. Ignore the carry. 1. A. S. S. The answer is [2511.8] _ 100 . KENYYEN 12. 34



ED Subtract 416.73-2928.54 by using 10's complement method S step: obtain the lo's complement of subtrahend 9999.99 2928,59 TOTI:45 q's complement + 7071.46 io's complement step: Add 0416-73 Minuend + 7071.46 los complement 7488.19 steps: There is no carry indicating that the result is negative. 30, take los complement of the intermediate result. and put a minus sign. .". The los complement of 7488.19 is 9999.99 7488-19 2511.80 2511.81 2. The answer is -2511.81 21s complement method of subtraction 1. Obtain the 2's complement of the subtrahend 2. Add minuend and 2's complement of the subtrahend. 3. If there is carry, ignore it result is positive. the result obtained is itself the answer. 4. If there is no carry, indicates that result is negative and result is obtained is 1/5. 10's complement.

Subject: DECO Unit No: <u>Class Notes</u> Faculty: A Swoth Lecture No: Topic: Complements Link to Session Planner (SP):S.No.... of SP Book Reference: Date Conducted: Subtraction by using is and 2's complement Page No: 18 perform the subtraction with the following unsigned binary numbers a) by taking 2's complement of the subtrahend and b) by taking is complement of the subtrahend. i) 11010 - 10000Sel a) 1) 2's complement of 10000 is 1000011 and 1 2) Add = 26 1010 ± 10000 2's complement = -16 $\square 01010$ ignore the carry ± 10 = +01010 Result is positive 3) There is carry. Ignore it. The MSB iso, Hence the answer is positive and is in true binary form 50 it is +01010 = +10 b) is complement of 10000 is 01111 Sol 2) Add 11010 + 01111 is complement 101001 end around Carry 3) There is carry. It is added to USB of intermediate result. The MSB is 0. ,0100 Hence the result is positive and is in binary form so it is H1010 = +10

(i) 1010100- 610000 a) 2's complement method) obtain 2's complement of 11010/0015 Old 1011 15 complement. 2) <u>+.</u> <u>I</u>poloo 2's complement 3) Ignore the carry. The MSB/15 0 : 1010100 Hence the answer's positive. 0000000 (11) 1000 - 100001 20 00001 30 2's complement Method 1) = 26 1010 10011 2's complement = - 3 101101 Ignore carry -+ 13 There is carry. Ignore it. The MSB is 0. Hence the answer is positive and is in true binary form so it is + 01101 = +13 1) i l'amblassa still (1 1's complement Method 26 1010 10000 is complement 1101010 Add carry +13 01101 Result positive =+13. 50. it is +1101 = +13

Subject: DECO Unit No: T **Class Notes** Faculty: A._Swathi Lecture No: Topic: Boolean Algebra Date Conducted: Page No: 9 Boolean Algebra: Boolean Algebra is the algebra of that tables and operations performed on them. # In the year 1938, claude Elwood Shannon developed. Boolean algebra for the analysis of two valued _switching functions. Shannon was the first to apply Boolean algebra To digital circuitry. * Every circuit in a computer or any other electronic device can be designed by using the roles of boolean algebra. * It is used in designing circuits which perform. * Boolean algebra performs logical. addition & multiplication No subtraction and division operations are available here. * There are also no negative or fractional numbers n boolean algebra * Therefore, boolean algebra reduces complex logic circuits into simpler ones. * Binary à représents low voltage level while binary i represents high voltage level. * symbols o' and i' are used to represent open and close contacts respectively. Hence two element bookan algebra also known as switching algebra can be constructed.



Boolean variable :

In algebra, we define a variable as the. one that can take different values at different instants of time * A boolean variable is a variable that is capable of taking only two states or values. These states are represented by I or O. (Frue or False) Boolean Expression: Boolean Expressions are similar lo algebraie expressions containing the relationship among several terms. These terms will be have boolean variables and logical operators. Truthtable : A trothtable is the pictorial representation of a boolean expression containing boolean variables for showing results of all possible. combinations of te The input boolean variables will have one of two states 'o' or i', True or False * The combinations of all such input variable states will result into an output value to be zero or one for that Boolean expression. * The study of trothtable is very useful in simplification of boolean expressions and in designing of electronic circuit. provide the



Subject DECO
Faculty: A. Gualthi
Topic: properties of Boolean Algebra:
Laws of Boolean Algebra: properties
Azioms or postulates of Boolean algebra are a
Set of logical expressions that we accept without proof
and upon which we can build a set of useful theorems.
AND operation

$$0.0 = 0$$
 $0.1 = 0$ $1.0 = 0$ $1.1 = 1$
 $\frac{OR operation}{O+0 = 0}$ $0.1 = 0$ $1.0 = 0$ $1.1 = 1$
 $\frac{OR operation}{O+0 = 0}$ $0.1 = 0$ $1.0 = 0$ $1.1 = 1$
 $\frac{Or operation}{O+0 = 0}$ $1.0 = 0$ $1.1 = 1$
 $\frac{Or operation}{D}$
 $T = 0$ $\overline{O} = 1$
 $\frac{Complementation}{Laws}$:
 $Laws: Tf A = 0$, then $\overline{A} = 0$
 $Laws: \overline{A} = A$
 $\frac{Commutative Laws}{Laws}$:
 $Laws: A = B = B + A$
 $Laws: A = B = B + A$
 $Laws: (A+B) + C = A + (B+C)$
 $Laws: (A+B) + C = A + (B+C)$



Distributive Laws:

$$kaw_1 : A \cdot (B+C) = AB + AC$$

 $kaw_2 : A + BC = (A+B)(A+C)$
 $kaw_3 : A \cdot AB = A+B$
Identity haws:
 $kaw_1 : A \cdot A = A$
 $kaw_2 : A+A = A$
Identity haws:
 $kaw_1 : A \cdot 1 = A$
 $kaw_2 : A + 1 = A$
 $kaw_2 : A + 1 = A$
Noll haws:
 $kaw_1 : A \cdot 0 = 0$
 $kaw_2 : A + 0 = A$
Absorption kaws:
 $kaw_2 : A + A \cdot B = A$
 $kaw_2 : A (A+B) = AB$
 $kaw_3 : A \cdot B + B = A + B$
 $kaw_1 : A \cdot B + B = A + B$
 $kaw_1 : A \cdot B + B = A + B$
 $kaw_1 : A \cdot B + B = A + B$
 $kaw_1 : A \cdot B + B = A + B$
 $kaw_1 : A \cdot B + B = A + B$

Subject: DECO
Faculty: A Swath i
Topic: Bask theorems of Ballennalgebra
Basic Theorems of Ballennalgebra
1. Consensus Theorem (Included Factor Theorem)
Theorem 1:

$$AB + \overline{Ac} + BC = AB + \overline{Ac}$$

 $proof: (Included Factor Theorem)$
Theorem 1:
 $AB + \overline{Ac} + BC = AB + \overline{Ac}$
 $proof: (Included Factor Theorem)$
 $Theorem 1:$
 $AB + \overline{Ac} + BC = AB + \overline{Ac}$
 $proof: (Included Factor Theorem)$
 $Theorem 1:$
 $AB + \overline{Ac} + BC = AB + \overline{Ac}$
 $proof: (Included Factor Theorem)$
 $Theorem 1:$
 $AB + \overline{Ac} + BC = AB + \overline{Ac}$
 $proof: (Included Factor Theorem)$
 $Theorem 1:$
 $AB + \overline{Ac} + BC = AB + \overline{Ac}$
 $proof: (Included Factor Theorem)$
 $Theorem 1:$
 $AB + \overline{Ac} + BC = AB + \overline{Ac}$
 $proof: (Included Factor Theorem)$
 $Theorem 1:$
 $AB + \overline{Ac} + BC = AB + \overline{Ac}$
 $Included Factor Theorem 1:$
 $AB + \overline{Ac} + BC = AB + \overline{Ac}$
 $Included Factor Theorem 1:$
 $AB + \overline{Ac} + BC = AB + \overline{Ac}$
 $AB + \overline{Ac} + BCD = AB + \overline{Ac}$
 $= AB + \overline{Ac} + BCD$
 $= AB + \overline{Ac} + BCD$
 $= AB + \overline{Ac} + BCD$
 $= AB + \overline{Ac} + BC$
 $= AB + \overline{Ac} + BC$

1



Subject: DECO Unit No: T **Class Notes** Faculty: A Swath Lecture No: Topic: hogic gales Date Conducted: Page No: 27 elegal sugges as our mul Logie Gates: Logie gates are the fundamentral blocks of digital system. * It consists of several inputs and only one input. * The output level (logic HIGH or logic Low) depends upon the combinations of input levels. * There are just three basic types of gales -1. AND Gale 2. OR Gale 3. Not Gate * The interconnection of gates to perform a variety of logie operations is called "logic design". * THE UNIVERSAL GATES Though logic circuits of any complexity can be realized by using only the three basic gales, there are two universal gates 1. NAND Gale 2. NOR Gate · each of which can also realize logic circuits single handledly. · The NAND and NOR gates are called Universal Building blocks. Both MAND and NOR gates perform all the 3 basic lagic functions (AND, OR and NOT)

The AND Gate:

An AND gate has two or more inputs but only one output.

* The output assumes the logic 1 state, only when each one of its inputs at logic 1 state.
* The output assumes the logic o state even if one of its inputs is at logic o state.
* The AND Gate is defined as a device wheel whose output is 1, if and only if all its inputs are 1. Hence, the AND gate is also called as all or nothing gate:
AND logic gate is denoted by the symbol ... (dot)

The logic diagram for AND gate is,

 $A \longrightarrow Y = AB$

In hogic symbol of n ipput AND gale <u>Input output</u>

Y

0

Ø.

B

0

Ô

Truthtable of ANDgale

0

O

Y= I1I2-

- In

Sub:	
Subject: DECO Class Notes	Unit No: 工 Lecture No:
Faculty: A. Swathi Topia: Logic Gates	Date Conducted:
Lugicegaus	Page No: 94
	24-
The OR Gate:	
An orgate has two or more inputs	but only one
output. * The output assumes the logic 1 state,	even if one of
* The output assumes the logic 1 state	
* Its output assumes the logic o state, only	nates in anol .
Pla inpuls is in logic o stale. * An organe can be defined as a device	whose outpot
* An organe can be defined us a list is list one of its inputs is list effective all onte.	nce an orgale
151, even if the ding or all gate. 18 also called an only or all gate.	
* It can also be called an inclusive of go	le.
* hogie Symbol for the or operation is	t.
A - Y = A + B	
$B \longrightarrow f = f = f = f = f$	
hogic symbol of or gate	
Nogie Synthesis of	
The truthtable for orgate is,	
Input output	od an a set h
A B Y'M I VIN	Self madul 4
o o him with	bag. A pr
	the all ray.
and the later of the has	e de ser
Not and a new barbard when a new four	A real for a

The NOT Gate: (Inverter) A NOT gate, also called an inverter, has only one input and only one output. * It is a device whose output is always the . Complement of its input. i.e., the output of a NOT gate assumes the logic 1 state when its input is in logic ostate and the logie o state when its input is in logic 1 state. * The logic symbol of Invester is, A--Logic symbol of NOT gate * Truthtable for Notgale is, the lot and in the Toput output A 0 Truthtable of NOTgale It The symbol for NOT operation is ____ bor. * When the input variable to the NOT gale is represented by A and the output variable by X, the output expression for the output is $X = \overline{A}$. This is read as x is equal to A bar. * A déscrete Notgate may be realized using a transistor.



Subject: DECO <u>Class Notes</u> Faculty: A. Lwathi Topic: Universal Gales	Unit No: I Lecture No:
Vixiversal Gales	Date Conducted: Page No: 25
The NAND Gale:	and you
NAND means NOTAND, i.e the AND (output is Noted.
so, a NAND gate is a combination of a	n AND gale
and a Not gate.	
* NAND is a contraction of the word N	OT-ANAD .
NAND operation = AND operation + NOT operation	ition
* The output is logic o level, only when e	each of the inpuls
assumas a logic la loural	
* NAND indicated by the graphic symbol of an AND graphic symbol followed	, Which Europe
of an AND graphic symbol followed	Eg ann
* hogic diagram for NAND gate is,	talan sati ka
and a hope of the second se	
$A \longrightarrow Do \rightarrow y$	- AB
B	
A	
В	= AB
* Truththtable for NAND gate is,	
Inputs output	al silation
A B Y	•
l õ ī l l	

E.

O Scanned with OKEN Scanner

NOR Gate : NOR means NOT OR, ine the OR output is NOTed. * So, NOR gate is a combination of an or gate and a Not,gate. * Infact NOT is a contraction of the word NOT-OR. NORgate = OR Gate + NOT gale * A NOR gate can also be used as an inverter, by typing all its input terminals together and applying the signal to be converted to the common terminal * NOR gate uses as or graphic symbol followed by a small circle * The output is logic I level, only when each one of ils inpuls assumes à logic o levrel-For other combinations of inputs, the output is logic olevel. -Y = A + BY=A+B Logie symbol of Worgates, stantility, Truthtable for Norgate 13, 1 output Topuls B У A Statistic Lines and 0 0 0 1 0 0 0 Ô 1

🔘 🐌 Scanned with OKEN Scanner

Subject: DEC0 **Class** Notes Faculty: A. Swathi Unit No: T Topic: Exclusive-or gali Lecture No: Date Conducted: Page No: 26 Exclusive - OR Gate: Symbol Similar The exclusive - or gate has a graphic to the OR gate except for the additional curved line on the input side. * The x-or gate has two apputs but one output. * The output is logic high when the inputs are not equal * The output is logic low when the inputs are equal to either Logic Hight or Logic LOW. * x-or gate is also called as inequality detector or conti-coincidence gate. * x-or gate is a logic gate that performs modulo addition of its inputs. * x-or operator is denoted by the symbol $\underline{\Theta}$. Y= ADB = AB + AB A 11 B hogic symbol of 2-input x-or gate output TOPUTS B A 0 0 0 Ø Ø Truthtable of x-or gate ...

Exclusive - NOR Gate (X-NOR) · XNOR is a logic gate that performs the negation of x-or operation XNOR operator = X-OR operator + NOT operator The output of the X-NOR gate is logic I (i.e high) when both the inputs have the same values. i.e. eith both are high or both are low * The output of X-NOR logic gate is low (i.e logic 0) if any one of the inputs is eigher low (o)or high (1) * X-NOR is also called as equality detector. * X-NOR is indicated by an X-OR graphic symbol followed by a small circle. * x-NOR operator is denoted by the symbol O?; Logic Symbol - Y = AOB Y = ADB ß Logic Symbol of X-NOR gale Y = AB+AB output Inputs B 1 TRACK CAR Ø 0 O 0 0 a fait a Truthtable of X-NOR gale.

Subject: DECO **Class Notes** Unit No: 🗶 Faculty: A. Swathi Lecture No: Topic: Canonical form Date Conducted: Page No: 97. Canonical and Standard Forms : F=A+AB+ACB, in this A, B, C are known as literals. * A Literal is complemented or uncomplemented variable * To Emplement any Boolean expression using logic gates the literals are designated as inputs to the logic gate. * The implementation of F=A+AB+ ACB using logic gales as, ĀΒ ALB implement a logicfunction with less number of * TO minimize literals and the gales we have to number of terms. usually, literals and terms are arranged in one of the two standard forms. 1. Sum of products form 2. product of sum form.

Sum of products form (Sop): The product term in any group of literals appearing either in complemented or uncomplemented form, that are ANDed together. * Two or more product terms are ored together, to form a sum of products expression Exo I F = ABC + BCD + ACD + ABO 2. F= ABC + ABO + ABC + BCD 3. F = AB+ AC + BD where AB, ACB, AC, BD are product terms. Product of Sum Form (po3): The sum term is any group of literals appear. ing either in complemented or uncomplemented form that are gred together. * Two or more sunternes thare ANDed together to form a product of sums expression. EX : $F = (A + \overline{B} + \overline{C}) (\overline{A} + B + \overline{C} + \overline{D}) (\overline{C} + \overline{D})$ 2. $F = (B+C) (\overline{A}+\overline{C}+D) (A+\overline{B}+D)$ $3 \cdot F = (\overline{D} + B) (A + B + C) (\overline{C} + B) (\overline{B})$ where, A+B, A+B+C, E+B, B are sum terms.



Subject: DECO **Class Notes** Unit No: T Lecture No: Faculty: A Swathi Date Conducted: Topic: Canonical forms Page No: 9 R Canonical sum of products: A sum of products expression is referred to as Canonical Sum of products or standard sum of products expression if every product term involves every literal or its complement. EX: ► F = ABCD + ABCD + ABCD 2. F = ABCD + ABCD + ABCD 3. F = ABC + ABC + ACB+ABC where ABC, ABC, ACB; ABC are product terms involves all the literals A, B and C. Canonical product of Sum: The product of sum expression is referred to Canonical product of sums or standard product of sums expression. if every suntern involves as very literal or its complement.) $F = (\overline{A} + \overline{B} + \overline{C} + \overline{D}) (\overline{A} + \overline{B} + \overline{C} + \overline{D}) (\overline{A} + \overline{B} + \overline{C} + \overline{D})$ EX ° 2. $F = (A + B + \overline{c} + \overline{D}) (\overline{A} + B + \overline{c} + \overline{D}) (\overline{A} + B + c + D).$ 3. $F = (A+B+C+D)(\overline{A}+B+\overline{C}+\overline{D})(A+B+\overline{C}+D)(A+B+C+D)$ Where, A+B+(+D, A+B+E+D, A+B+E+D, A+B+C+D are sumterms involving all literals A, B, c and D.



Mintern: A product term which contains each of in variables as factors in either complemented or uncomplemented form is called a Minterm. * _It is represented by (m'. Maxtern : A suntern which contains each of m' variables as factors in either complemented or un complemented form is called a Maxtern. * It is represented by 'M'. Conversion from pos to standard pos: 1. Examine each term 2. In eachtern, check the variables that donot. occur, then add the "variables and to Complement " Exe In 'x+y'. "z" is not present Add zz to term and multiply it \Rightarrow (x+y) + zz => X+Y+22 14311463 (11 \Rightarrow (x+y+z) (x+y+z) 3. Eliminate redundant terms. A.A. Howell



Subject: DECO Unit No: I **Class Notes** Lecture No: Faculty: A. Swathi Topic: Conversions Date Conducted: Page No: 99 Convert pos into canonical pos form $1 \cdot f = (A + B) (P + c) (B + \overline{c})$ m. dinn's Sol Given that, f = (A+B) (A+C) (B+C)We knowthat $A\overline{A}=0$, $B\overline{B}=0$, $e\overline{C}=0$ $f = (A+B+cc) (A+BB+c) (A\overline{A}+B+\overline{c})$ = (A+B+C) (A $f = (A+B+\overline{O}) (A+B+C) (A+\overline{B}+C) (\overline{A}+B+\overline{C})$ $f = (\overline{A} + \overline{B}) (A + \overline{B}) (A + B)$ 2. Given that, Sol $f = (\overline{A} + \overline{B}) (A + \overline{B}) (A + B)$ We know that $A\overline{A}=0$, $B\overline{B}=0$, $C\overline{C}=0$ $f = (\overline{A} + \overline{B} + c\overline{c}) (A + \overline{B} + c\overline{c}) (A + B + c\overline{c})$ = $(\overline{A} + \overline{B} + C)$ $(\overline{A} + \overline{B} + \overline{C})$ $(A + \overline{B} + C)$ $(A + \overline{B} + \overline{C})$ $(A + \overline{B} + \overline{C})$ $(A + \overline{B} + \overline{C})$ $(A+B+\overline{c})$ $f = (\overline{A} + \overline{B} + c) (\overline{A} + \overline{B} + c) (A + \overline{B} + c) (\overline{A} + \overline{B} + c)$ (A+B+C) $(A+B+\overline{C})$. nertino and



Conversion from sop to standard sop-form:
TO convert sop to canonical sop form the
ou en the ave required.
L'Examine eachterm. if it 13 amin
and conjude to the
La toccur, mulliply by Dougue, (1 -)
does not occorr and d g function (x, y, z) if a For ex, for a 3-variable function (x, y, z) if a term contains only x, y which is not a minterm
3. Multiply out all products and elimosnate redundant
1-005
terms. Minimization of switching functions: Minimization of switching functions:
A switching function can usually be regresented.
by a no of expressions.
by the is to develop a procedure for
manipulations. even for 4 or -
method is ineffective.
I I man made of 15 Kerg Chiefer
* The presented mapmenned to Upto 5 or 6 variables, simplifications of expressions upto 5 or 6 variables, while the tabulation procedure is suitable for machine
While the tabulation procedure is Computation and yields minimal expressions.
Computation and states



Unit No: I **Class Notes** Subject: DECO Lecture No: Faculty: A Swathi Date Conducted: Topic: Sop into canonical sopform Page No: 20 -> Convert sop into canonical sop-form: 1. f= AB+ C+ABC. So We know that $A + \overline{A} = 1$; $B + \overline{B} = 1$; $C + \overline{C} = 1$ In AB term c'is not present; In Them A, B are not present so, add these literals. Is the one $f = \overline{AB}(C+\overline{C}) + (A+\overline{A})(B+\overline{B})\overline{C} + ABC$ = ABC+ABC+ABC+ABC+ABC+ABC+ABC = ABC + ABC + ABC + ABC + ABC + ABC . . . Eliminate redundant term ABE. $f = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$ a be hanned be a 2. f= AC+ ABC+AB. So he know that $A + \overline{A} = 1$, $B + \overline{B} = 1$, $C + \overline{c} = 1$ In Actem, Bliteral is not present In AB term, c literal 15 not present · So, add missing literals when the topi f'= A'(B+B)·C+ ABC+AB(C+C) = ABC+ ABC+ ABC + ABC + ABC 1 Constel ...f = ABC+ABC+ABC+ABC+ABC.

Défference between sop and pas
Sum of product product of sum
1. A way of representing 1. A way of representing boolean expression as boolean expressions as sum of product terms product of sum terms
2. sop uses minternos. 2. pos uses maxternos. Minterno is a product of Maxterno is a sum of boolean boolean variables either i variables either in normal
in normal form or comple-form or complemented mented form. form.
3. It is sum of minterns 3. It is product of markerns. Minterns are represented as Marterns are represented in' as 'M'.
4. sop is formed by conside- 4. pos is formed by conside- ring all the minterns, whose ring all the maxterns, output is HIGH(1) while whose output is Low(0). writing minterns for sop,
5. while writing minterns for 5. While writing maxterns sop, input with value 1 is for pos, input value 1 is considered as the variable considered as the
itself and "nput with value Complement and "nput O considered as comple- ment of the "nput. Complement and "nput with value o is conside- -red as the variable itself.

Subject: DECO <u>Class Notes</u> Faculty: A south is Topic: L-map <u>Karnaugh Mapping</u> : <u>Karnaugh Mapping</u> : <u>To draw a rannaugh map a Boolean function must be</u> <u>isnitten in a som of products form or in the Mintermform</u> <u>* If it is not in this form, then we should use the</u> <u>truthtable</u> to convert it to the som of the products <u>form</u> . <u>How to plat a karnaugh Mapping</u> ? <u>A karnaugh mapping</u> is a diagram consists of <u>squares</u> . Each square of the map respesseds a minterm. <u>is a term in the sum of the product form</u> . <u>* Any logic expression can be written as a sum of</u> <u>product</u> , <u>i.e. Sum of minterms</u> . <u>Therefore</u> , a logic expression can easily be represented on a karnaugh map for in variables is made up of <u>2ⁿ squares</u> . <u>Each square designates a product term of a Boolean</u> <u>Expression</u> . For product terms which are present in the Expression <u>i's are written in the corresponding</u> Squares.		
Implify E-map Frage No: 31 Karnaugh Mapping is a method of plotting a booluan function and is used to simplify the expression making use of a truth table. * To draw a ramaugh map, a Boolean function must be written in a sum of products form or in the Mintermform * If it's not in this form, then we should use the +ruthtable to convert it to the Sum of the products -form. How to plot a karnaugh Mapping is a diagram consists of squares. Fach square of the map respessed a minterm. ie a term in the sum of minterms. therefore, a logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can be asily be represented on a karnaugh map for squares. Each square designates a product term of a Boolean for squares. Fach square designates a product term of a Boolean Expression. For product terms which are present in the Expression	Subject: DECO <u>Class Notes</u>	
Karnaugh Mapping: Karnaugh Mapping is a method of plotting a booluan function and is used to simplify the expression making use of a truth table. * To draw a karnaugh map, a Boolean function must be written in a som of products form or in the Mintermform * If it is not in this form, then we should use the truthtable to convert it to the Sum of the products form. How to plot a karnaugh Mapping? A karnaugh mapping is a diagram consists of squares. Each square of the map respesseds a minterm. i.e a term in the sum of the product form. * Any logic expression can be written as a sum of product, i.e sum of minterms. Therefore, a logic expression can easily be represented on a karnaugh map for m variables is made up of 2 ^m squares. Each square designates a product term of a Bookan Expression. For product terms which are present in the Expression	Topic: K-map	
 Karnaugh Mapping is a method of plotting a boolean function and is used to simplify the expression making use of a truthtable. * To draw a karnaugh map, a Boolean function must be written in a sum of products form or in the Mintermform * If it is not in this form, then we should use the truthtable to convert it to the Som of the products of the products of the products. How to plot a karnaugh Mapping ? A karnaugh mapping is a diagram consists of squares. Each square of the map respessed a minterm. i.e a term in the sum of the product form. * Any logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can easily be represented on a karnaugh map for n variables is made up of 2ⁿ squares. Each square designates a product term of a Boolean Expression. For product terms which are present in the Expression. 		Page No: 31
boolean function and is used to simplify the contraction making use of a truth table. * To draw a rannaugh map, a Boolean function must be written in a som of products form or in the Mintermform * If it is not in this form, then we should use the truthtable to convert it to the som of the products form. How to plot a karnaugh Mapping? A karnaugh mapping is a diagram consists of squares. Each square of the map respesseds a minterm. i.e a term in the sum of the product form. * Any logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can be written as a sum of product. * Any logic expression can be written as a sum of product. * Each square designates a product term of a Book an Expression. For product terms which are present in the Expression	Karnaugh Mapping:	Contraction and A
boolean function and is used to simplify the contraction making use of a truth table. * To draw a rannaugh map, a Boolean function must be written in a som of products form or in the Mintermform * If it is not in this form, then we should use the truthtable to convert it to the som of the products form. How to plot a karnaugh Mapping? A karnaugh mapping is a diagram consists of squares. Each square of the map respesseds a minterm. i.e a term in the sum of the product form. * Any logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can be written as a sum of product. * Any logic expression can be written as a sum of product. * Each square designates a product term of a Book an Expression. For product terms which are present in the Expression	Kamaugh Mapping is a method of	plotting a
making use of a truth table. * To draw a karmaugh map, a Boolean function must be written in a sum of products form or in the Mintermform * If it is not in this form, then we should use the truthtable to convert it to the sum of the products form. How to plot a karmaugh Mapping ? A karmaugh mapping is a diagram consists of squares. Each square of the map respesseds a minterm. i.e a term in the sum of the product form. * Any logic expression can be written as a sum of product, i.e sum of minterms. Therefore, a logic expression can be written as a sum of product, i.e sum of minterms. Therefore, a logic expression can easily be represented on a karmaugh map. A karmaugh map for n variables is made up of 2 ⁿ squares. Each square designates a product term of a Boolean Expression. For product terms which are present in the Expression	bookan function and is used to simplif	y the expression
 * To draw a karmaugh map, a Boolean function must be written in a sum of products form or in the Mintermform * If it is not in this form, then we should use the truthtable to convert it to the Sum of the products form. How to plot a karmaugh Mapping ? A karmaugh mapping is a diagram consists of squares. Each square of the map respesents a minterm. i.e a term in the sum of the product form. * Any logic expression can be written as a sum of products, i.e sum of minterms. Therefore, a logic expression can be written as a sum of a karmaugh map. A karmaugh map for n variables is made up of 2ⁿ squares. Each square designates a product term of a Booken Expression. 	making use of a truth table.	
 * If it is not in this form, then we should use the truthtable to convert it to the Sum of the products form. How to plot a karnaugh Mapping is a diagram consists of A karnaugh mapping is a diagram consists of squares. Each square of the map respected a minterm. i.e a term in the sum of the product form. * Any logic expression can be written as a sum of products, i.e Sum of minterms. Therefore, a logic expression can be asily be represented on a karnaugh map. A karnaugh map for m variables is made up of 2ⁿ squares. Each square designates a product term of a Booken Expression. 	imitten to a sum of products forms or	in the initiation for a
truthtable to convert it is the sum of the form. How to plot a karnaugh Mapping? A karnaugh mapping is a diagram consists of squares. Each square of the map respesents a minterm. i.e a term in the sum of the product form. * Any logic expression can be written as a sum of product, i.e Sum of minterms. Therefore, a logic expression can easily be represented on a karnaugh map. A karnaugh map for n variables is made up of 2 ⁿ squares. Each square designates a product term of a Booken Expression. For product terms which are present in the Expression	I at is not to this form then we sho	our Use one
How to plot a karnaugh Mapping? A Karnaugh mapping is a diagram consists of squares. Each square of the map respesents a minterm. i.e a term in the sum of the product form. * Any logic expression can be written as a sum of product, i.e sum of minterms. Therefore, a logic expression can easily be represented on a karnaugh map. A karnaugh map for n variables is made up of 2 ⁿ squares. Each square designates a product term of a Boolean Expression. For product terms which are present in the Expression	truthtable to convert it to the suns o	gas alle and
A karnaugh mapping is a diagram consists of squares. Each square of the map respesents a minterm. i.e a term in the sum of the product form. * Any logic expression can be written as a sum of products, i.e sum of minterms. Therefore, a logic expression can easily be represented on a karnaugh map. A karnaugh map for n variables is made up of 2 ⁿ squares. Each square designates a product term of a Bookan Expression. For product terms which are present in the Expression	이 가지 않는 것 같은 것 같	to hastant.
squares. Each square of the map respected and here i.e a term in the sum of the product form. * Any logic expression can be written as a sum of products, i.e sum of minternos. Therefore, a logic expression can easily be represented on a karnaugh map. A karnaugh map for n variables is made up of 2 ⁿ squares. Each square designates a product term of a Boolean Expression. For product terms which are present in the Expression	How to plot a karnaugh Mapping &	n consists of
i.e a term in the sum of the product jury * Any logic expression can be written as a sum of products, i.e sum of minternos. Therefore, a logic expression can easily be represented on a karnaugh map. A karnaugh map for n variables is made up of 2 ⁿ squares. Each square designates a product term of a Bookan Expression. For product terms which are present in the Expression	A karnaugh mapping 15 a ciragian	e septs a minterm.
* Any logic expression can be written as a sum of products, i.e sum of minternos. Therefore, a logic expression can easily be represented on a karnaugh map. A karnaugh map for n variables is made up of 2 ⁿ squares. Each square designates a product term of a Bookan Expression. For product terms which are present in the Expression	squares. Each square of me may rep	Se alle
products, i.e Sum of minternos. Therefore, a logic expression can easily be represented on a karnaugh map. A karnaugh map for n variables is made up of 2 ⁿ squares. Each square designates a product term of a Boolean Expression. For product terms which are present in the Expression	i e a term in the surroy inc processing a	s a sum of
Therefore, a logic expression can easily our represented on a karnaugh map. A karnaugh map for n variables is made up of 2 ⁿ squares. Each square designates a product term of a Bookan Expression. For product terms which are present in the Expression	* Any logic expression can be not	et en
on a karnaugh map. A karnaugh map for n variables is made up of 2 ⁿ squares. Each square designates a product term of a Bookan Expression. For product terms which are present in the Expression	Therefore, a logic expression can easily	be represented
A karnaugh map for n variables is made up of 2 ⁿ squares. Each square designates a product term of a Bookan Expression. For product terms which are present in the Expression	on a karnaugh map.	dr primutza.
2 ⁿ squares. Each square designates a product term of a Boolean Expression. For product terms which are present in the Expression		s made up of
Each square designates a product term of a Boolean Expression. For product terms which are present in the Expression	이 가는 사람은 이 가지 않는 것이 같은 것이 가지 않는 것 같은 것 같은 것 같은 것 같은 것 같은 것 같은 것 같이 가지 않는 것 같이 많이 많이 많이 했다. 나는 것 것	
Expression. For product terms which are present in the Expression		mof a Rankan
For product terms which are present in the Expression		
	옷이 그는 것은 사람이 있는 것 같은 것 같아요. 그는 것을 것 같아요. 것을 바람이 것 같아. 것은 것 같은 것 같아요.	in the Expression
[1] 그는 방송에서 전에는 것은 사람이라는 것 같은 것은 것을 알았다. 그는 것은 것은 것을 하는 것은 것을 하는 것을 가지 않았다. 것은 것을 많이 나라 가지 않는 것을 가지 않았다. 것은 것을 하는 것을 수 있다. 것을 하는 것을 수 있다. 것을 하는 것을 하는 것을 하는 것을 하는 것을 수 있다. 것을 하는 것을 하는 것을 하는 것을 하는 것을 수 있다. 것을 하는 것을 하는 것을 하는 것을 하는 것을 수 있다. 것을 하는 것을 수 있다. 것을 하는 것을 하는 것을 수 있다. 것을 수 있다. 것을 수 있는 것을 수 있다. 것을 수 있다. 것을 수 있는 것을 수 있다. 것을 수 있는 것을 수 있다. 것을 수 있는 것을 수 있는 것을 수 있다. 것을 수 있는 것을 수 있다. 것을 것을 수 있는 것을 수 있다. 것을 수 있는 것을 수 있다. 것을 것을 수 있다. 것을 것을 수 있는 것을 수 있다. 것을 것을 수 있는 것을 수 있다. 것을 것을 수 있다. 것을 수 있는 것을 수 있다. 것을 것을 것을 것을 수 있다. 것을 것을 것을 수 있다. 것을 것을 것을 것을 수 있다. 것을 것을 것을 것을 것을 수 있다. 것을 것을 것을 것을 수 있다. 것을		



os are written in those squares which correspond to product terms not present in the expression. For clarity of the map writing of o's can be omitted ... so, blank squares indicate that they contain o's-TWO. Variable K-map : which A two-variable expression can have 2=4 possible combinations of the input variables A and B. · Each of these combinations, AB, AB, AB and AB (in the sop form) is called a minterm. · Instead of these, representing the minternos in terms of input variables, using the notation the minternes may be represented interms of their decimal designations. mo for AB m, for AB m2 for AB mg for AB Assuming that A represent the MSB. The letter in' stands for mintern and the subscript represents the decimal designation of minterno. mo AB ĀB 0 mg m AB AB Fig: The mainterns of a two variable k-map.



Subject: DECO Unit No: T **Class Notes** Lecture No: Faculty: A. Swathi Date Conducted: Topic: two - variable K-map Page No: 22 · Each sum term in the standard pos expression is called a maxterm. A function in two variables (A, B) has 2=4 possible A+B, A+B, A+B and A+B maxternos, They are represented Mn for A+B M, for A+B M2 for A+B M3 for A+B. The upper case letter M stands for maxterns and its subscript denotes the decimal designation of that · For mapping a pos expression on to the k-map, o's are placed in the squares corresponding to the marteno which are present in the expression. is are placed (or no entries are made) in the squares corresponding to the maxternos which are not present in the expression. S DMAIN . The decimal designation of the squares for maxterns is the same as that for the minterns. A mol Att 0 m2 A+B A+B Maxternos of a 2-variable K-map.

Ex: Reduce the expression f= ABH AB+ AB USING Mapping 32 The Given expression is $f = \overline{AB} + \overline{AB} + \overline{AB}$ Expressed interms of minterms is f = Sm(0, 1, 3)k-map for this function is mo m \bigcirc m2 A 0 In one square, A is constant as a '0' but B varies from a 'o' to a'l', and In the other 2-square, Bis constant as a i' but A varies from a D' to a 1'. so, the required expression is . A+B. It requires two gate inputs for retro realization. $f = \overline{A} + B$ A Logie diagram for f= A+B

Scanned with OKEN Scanner

Subject: DECO **Class Notes** Unit No: I Faculty: A-Swathi Lecture No: Topic: 2-variable K-map Date Conducted: Page No: 22 Reduce the expression $f = (A+B)(A+B)(\overline{A}+\overline{B})$ using mapping S. Given expression is f= (A+B) (A+B) (A+B) Expressed interms of maxterms PS f = TTM(0,1,3)The k-map for f and its reduction is. P m A 0 0 O In the given expression, the maxterron M is absent This is indicated by a 'i' on the k-map. so, the required Expression is AB. The corvesponding sop expression is Sm2 Or AB. This realization is the same as that of the postform. It requires two gate inputs, for me

· Three-Variable K-map:

Thee-variable K-map
A function in three variables (A, B, C) expressed in
the standard sop form have 2=8 possible compinals.
TAT ARC. ARC. ABC, ABC, ABC, ABC and MOL.
Each of these combinations designate by 110, 111 21
m3, my, m5, mg and m7 respectively, 15 called animic
· A is the MSB of the minterm designator and
cis the LSB it when the back has preased and
In the standard pos form, the 8 possible combinations are Mo = A+B+C, the 8 possible combinations are Mo = A+B+C, My = Ā+B+C
The s possible (UN) Difficultures $M_1 = A + B + \overline{C}$, $M_2 = \overline{A} + \overline{B} + \overline{C}$, $M_3 = A + \overline{B} + \overline{C}$, $M_4 = \overline{A} + B + \overline{C}$.
$M_1 = A+B+C$, $M_2 = A+B+C$ and $M_7 = \overline{A}+\overline{B}+\overline{C}$. $M_5 = \overline{A}+B+\overline{C}$, $M_6 = \overline{A}+\overline{B}+C$ and $M_7 = \overline{A}+\overline{B}+\overline{C}$.
is called a maxtern. • A is the MSB of the Maxtern designator
and CIS The Lob.
1 ille r map hal 8-2 Squares or cells ,
the man represents a minusion or minusion).
a la mumber on the lop 1911 Carter
A small number of mintern or maxtern designation.
A 200 01 11 10 A 200 01 11 10
O ABE ABE ABE ABE O ATBIE ATBIE ATBIE
ABE ABE ABE ABE ABE ABE I ATBIE ATBIE ATBIE
Menterns Maxterns
그는 그렇게 잘 수도 못 하는 것을 알는 것 같아. 그는 것이 같이 가지 않는 것이 같은 것이 같이 있는 것이 가지 않는 것이 같이 많이 많이 많이 많이 있는 것이 같이 많이 많이 많이 많이 많이 나 나 있다.

⇒ Map the expression

$$f = (A+B+C)(\overline{A}+B+\overline{C})(\overline{A}+\overline{B}+\overline{C})(\overline{A}+\overline{B}+\overline{C})(\overline{A}+\overline{B}+C)$$

 $f = (A+B+C)(\overline{A}+B+\overline{C})(\overline{A}+\overline{B}+\overline{C})(\overline{A}+\overline{B}+C)$
 $f = (A+B+C)(\overline{A}+B+\overline{C})(\overline{A}+\overline{B}+\overline{C})(\overline{A}+\overline{B}+C)$
 $Maxterms are,$
 $A+B+C = 000 = M0$
 $\overline{A}+B+\overline{C} = 101 = M5$
 $\overline{A}+B+\overline{C} = 011 = M3$
 $\overline{A}+\overline{B}+C = 110 = M6$
So, the expression $f = TTM(0, \overline{3}, \overline{5}, 6, \overline{7})$
The mapping of the expression is.
 $P = \frac{OO}{O} = \frac{11}{10} = \frac{10}{10}$
 $1 = \frac{M_1}{M_2} = \frac{M_2}{M_1}$
 $R = \frac{BC}{O} = \frac{O1}{O} = \frac{11}{10} = \frac{10}{O}$
 $F = \frac{BC}{O} = \frac{O1}{O} = \frac{11}{10} = \frac{10}{O}$
 $F = \frac{BC}{O} = \frac{O1}{O} = \frac{11}{10} = \frac{10}{O}$
 $F = \frac{BC}{O} = \frac{O1}{O} = \frac{11}{O} = \frac{10}{O}$
 $F = \frac{BC}{O} = \frac{O1}{O} = \frac{11}{O} = \frac{10}{O}$
 $F = \frac{BC}{O} = \frac{O1}{O} = \frac{11}{O} = \frac{10}{O}$
 $F = \frac{BC}{O} = \frac{O1}{O} = \frac{11}{O} = \frac{10}{O}$
 $F = \frac{BC}{O} = \frac{O1}{O} = \frac{11}{O} = \frac{10}{O}$
 $F = \frac{BC}{O} = \frac{O1}{O} = \frac{11}{O} = \frac{10}{O}$
 $F = \frac{BC}{O} = \frac{O1}{O} = \frac{11}{O} = \frac{10}{O}$
 $F = \frac{BC}{O} = \frac{O1}{O} = \frac{11}{O} = \frac{10}{O} = \frac{O1}{O} = \frac{10}{O}$
 $F = \frac{BC}{O} = \frac{O1}{O} =$

•

•

Subject: DECO Unit No: T **Class Notes** Faculty: A Cwathing Lecture No: Topic: Four-variable K-map Date Conducted: Page No: 35 Four variable K-map: A four variable (A, B, C, D) expression can have 24=16 possible combinations of input variables. such as ABED, ABED, --- - ABCD with mintern designations mo, m, - - - m15 respectively, in the sop form and A+B+C+D, A+B+C+D, $---- - \overline{A}+\overline{B}+\overline{C}+D$ with martern designations Mo, M1, --- M15 respectively, in the pos form. • A 4-variable K-map has 24=16 squares or cells and each square on the map represents either a minterno or a maxterno, NB 10 00 01 ABCD ABCD ABCD (mi) ABCD 00 (m3) (m_2) (mo) ABCD. ABCD ĀBCD ABCD 01 (m6) mr (m_5) mu ABCDIY 15 13 12 ABCD. ABCD ABCD [] $(m)\psi$ 12015) m_{12} 10 11 9 ABCD ABCD ABCD ABCD 10 (m10) (m)me (mq)Minterns of a 4-variable K-map. The binary number designations of the rows and columns are in the Gray code.

Here 11 -follows of and of and to -follows 11.
This is called adjacency ordering.
. The binary numbers along the top of the map
Indicate the conditions of c and D along any column
and binary numbers along the left side indicate
the conditions of A and B along any row.
. The numbers in the top right corners of the squares
indicate the mintern or maxtern designations as
Usual.

ADIC	00	01	1)	10	,
1-1	A+B+C+D	AtB+C+D	A+B+C+D	A+B+C+D	
01	A'+B+C+D	A+B+C+D	A+B+C+D	A+B+C+D	
	A+B+C+D	A+B+C+D	A+B+C+D	A+B+C+D	
10	A+B+C+D	A+B+C+D	A+B+C+D	A+B+C+D	
			2		

maxterns of a four-variable k-map. • squares which are physically adjacent to each other or which can be made adjacent by wrapping the map around from left to right or top to bottom can be combined to form bigger squares.

• The bigger squares (2 squares, 4 squares, 8 squares, etc.) must from either ageometric square or rectande.

Subject: DECO **Class Notes** Unit No: T Faculty: A -Swatti Lecture No: Topic: K-map Date Conducted: Page No: ZA > Using K-map, find the minimal sum of products and product of sums that are equivalent 10 E(w, x, y, z) = TTM(1, 3, 4, 7, 10, 13, 14, 15)Sol Given that, E(W, x, y, z) = TTM(1, 3, 4, 7, 10, 13, 14, 15)Given function is in posform (product of sum) k-map for this function is, 01 ta > W+X+Z 0 00 \overline{x} + \overline{y} + \overline{z} 0 (0)10 N+X+ W+X+ 0 11 > い+リ+こ 10 $f = (w + x + z) (w + \overline{x} + y + z) (\overline{x} + \overline{y} + \overline{z}) (\overline{w} + \overline{x} + \overline{z})$ Sop form is: E(w, x, y, z) = Sm(0, 2, 5, 6, 8, 9, 11, 12)11 .10 sta 01 >WX7 1 00 W WXYZ, $(\square$ 01 > WYZ 11 >WXZ 0 -:-f= WXZ+ WXYZ+ WYZ+ WYZ+ WXZ

Reduce using mapping the expression f= TTM (2, 8, 9, 10, 11, 12, 14) and implement the real minimal expression in Universal logic. SA The given expression is is the form of sop $f = \sum m(0, 1, 3, 4, 5, 6, 7, 13, 15)$ k-map for sop form is, AB 6000. 01 11 10 00 1 1-NI. 0) [[$fmin = \overline{AC} + \overline{AD} + \overline{AB} + BD$ frain sop form requires 12 gale inputs. 1. There are no isolated i's 2. There are not is which can be combined only into 2- squares - So make no 2-squares. 3. M6 can form a 4-square with my, m5, m7 Make it and readitas AB 4. m15 can form a 4-square with m5, m7, m13. . make it and read it as BP. 5. mo can form a 4- square with m1, m4, m5. Make it and read it as AE. 6. Only mg is left. It can make a 4-square with m, m5, m7. Make it and read it as AD. 7. Write all the product terms in sop form.

Class Notes Unit No: 🎵 Subject: DECO Lecture No: Faculty: A. Swathi Date Conducted: Topic: Dost care combinations Page No: 27 So, the minimal sop expression is -fmin = AB+BD+AC+AD. AB 0 -00 01 0 -0 DI 0 0 10 pas k-map $-fmn = (\overline{A} + B) (\overline{A} + D) (B + \overline{C} + D)$ In the pos K-map, 1. Thereare no isolated 0's. 2. M2 can form a 2-square with only M10 Make pt and read it as (B+E+D) 3. M12 and M14 can form a 4-square with M8 M10 Make Pt and read it as (A+D) 4. Mg and MII can form a 4- square with Mg MID Make it and read it as (A+B) Write all the sum terms in pasform 5. Using The implementation of the minimal expression NOR gates is -fmin = (A+B) (A+D) (B+C+D) = $(\overline{A}_{+B})(\overline{A}_{+}D)(\overline{B}_{+}\overline{C}_{+}D)$ $f = (\overline{A} + B) (\overline{A} + D) (\overline{B} + \overline{C} + D)$ NOR Logic

popt care combinations: so far the functions considered have been completely specified for every combination of the variables. There exist situations, however, where, while a function is to assume a value 1 for some combinations and the value 'O' for others, it may assume either value for a number of combinations. A Combinations for which the value of the function is . not specified are called don't care combinations. * The value of function for such combinations is. denoted by a p'or d'. The d's can be used as 1's to form a subcube For example, of 12 four 1's. Consisting 10 11 NX 00 C d 01 11 10 -> where as the d's need not to Used 12 10 11 00 OC 01 1) 4011



Subject: DECO **Class Notes** Unit No: I Faculty: A. Gwathi Lecture No: Topic: K-map Date Conducted: Page No: 38 Reduce using mapping the expression f = Sm(0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13) and implement the real minimal expression in universal logic. Sol The given expression function is $-\int = Sm(0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$ K-map for given function is (Sop K-map) 11 01 $-fm_{in} = \overline{A}D + A\overline{C} + \overline{B}\overline{D}$ = AD+AC+BD K-map for pas form is, f = TTM(4, 6, 11, 14, 15)2011 TOTA THEFT AB (00 01 11 00 0 0 01 6 11 $fmin = (A+B+D)(\overline{A}+\overline{B}+\overline{C})(\overline{A}+\overline{C}+\overline{D})$ BO BID SA. AD

Minimize the following expressions using K-map:) F(A,B,C,D) = Sm(1,4,7,10,13) + Sd(5,14,15) .5) The given expressions are in sop form. K-map for sop form is, 00.01 00 11 10 > ATO 00 > ABC T d 01 1 d d 11 > ACD 10 (K-map) Sop K-map $Fmin = \overline{A}\overline{C}D + \overline{A}B\overline{C} + BD + AC\overline{D}$ 2F(W, X, Y, Z) = Sm(1, 3, 7, 11, 15) + Sd(0, 2, 5)sof The given expressions are in sop form K-map for this sopform is, ABICD 00 d 00 01 d 11 10 $fmin = \overline{Wx} + Yz$ Lix bis parts Sop k-map



a) $m_0, m_{16} = BCDE$ b) $m_2, m_{18} = BCDE$
--



 $m_5, m_7, m_{13}, m_{15}, m_{21}, m_{23}, m_{29}, m_{31} = CE$ d) e) m8, mq, m10, m11, m24, m25, m26, m27 = BE 80/DE QC 11 16 10 00 00 18 . 15 171 14 161 00 00 5 22 23 4 21 20 -01 01 14 15 31 12 30 26 11 11 10 26 27 25 24 10 OID Some possible groupings, in a five variable K-map. Ex an al sor mord. a dian Reduce the following expression in sop and pos forms using mapping 3 -f= Sm (0,2,3,10,11,12,13, 16,17,18,19,20,21,26,27). Set The given expression for pos-form 13 f = TIM(1, 4, 5, 6, 7, 8, 9, 14, 15, 22, 23, 24, 25, 28, 29, 30, 31)The real minimal expression is the minimal of the Sop and pos forms. Norre of it into superingealing In the sop, form the diados and the sail contract 2. mp can go only with m13, Form a square which is 1. There are no isolated i's. read as ABCD. es program and some to

Unit No: Subject: **Class Notes** Lecture No: Faculty: Link to Session Topic: Planner (SP):S.No.... of SP Book Reference: Date Conducted: Page No: 40. 3) mo can go with m2, m16 and m18 . so. . form 4-square which is read as BCE 4) meo, my, my and mig form a square which is read as ABD 5) m2, m3, m18, m19, m10, m11, m26 and m37 form an 8- square which is read as ED. 6) write all the productions in sopport. So, the minimal sop expression is -fining = ABCD + BCE + ABD + CD (16 inputs BCLDE 1 DE A Ą pos form loe ocloe A BS a 0. ð Ø

In the post-map, the reduction is done as per these steps.

- 1. There are no isolated os.
- 2. MI Can go oraly with M50r Mg. Make a 2- Square with MI5, which is read as (A+B+C+D+E) 3. My can go with M5; My and M6 to form a 4-square, 4. Mg can go with Mq, M24 and M25 to form a 4-square, which is read as (I+B+D) (or) (B+C+D) 5. M28 can go with M29, M24 and M25 to form a 45 quare which is read as (A+B+D) 6-M30 Can make a 4-square with M31, M29 and M28 or with M31, M14 and M15 or with M20, M22 and M23. Don't do that. Note that it can Make an B-square with M31, M23, M22, MB, MI, MIY and MIS, which is read as (E+5). 7. White all the sumtering in posform. so. the minimal pos expression is Fmin = (A+B+O+E) (A+B+E) (B+C+O) (A+B+O) (C+D)(20 inputs) The sop form requires a less number of gate in puts. The real minimum expression is. fmin = ABCD+BCE+ABD+CD.

Stan Scinica of

2. COMBINATIONAL AND SEQUENCIAL LOGIC CIRCUIT


For digital system consist of combinational circuit and Sequencial circuits.

COMIBINATIONAL CIRCUIT

THE combinational circuit output depends on only present

100

inputs only.




Here $J_1, J_2, J_3, \dots, J_n$ are inputs, $y_1, y_2, y_3, \dots, y_n$ are outputs. Combinational logic clicuits may be added or subtractor, Encoded, decoded, multiplexer, demultiplexer,

In a combinational logic circuit n input. 2" outputs.

SEQUENTIAL CIRCUIT

It output depends on present input and previous



Here J, J2, J3.... In are inputs. Y. . V2, V3..... Yn are Outputs. Here memory element might be filpflop Scavencial logic circuits may be Register, counter, flipflop.

Differences between combinational and sequencias Logic circuit

combinational LOGIC CIRCUIT	SEQUENCIAL LOGIC CIRCUIT
In combinational circuit	In Scapencial circuit the
the output variable at any	output variable at any instant
Instant of time or dependent	of time or dependent on the
only on the present input variable	hot only on the present input
	but also present stage or
	previous output.
Memory element is not rewind	memory element is required
	to store the previous history
and the second sec	of the input variable.
combinational circuit are casy	It is and comparitively
to design .	hand to design.
memory element or feedback	Memory element or feedback
path is not present	path is present
Je is a simple circuit	It is a complex circuit
It is are faster because the	It is slower because the
devay between there input and	output is due to propagation
cutput is 1000.	chay along with fadback path
	delay.

classification of securencial circuits.

- 1. Syncronous
- 2. Assyncyonous.

ADDERS

Digital computers per-forms verious arthemetic operation. In most basic operation is adding of two binary digits.

HALF ADDER

A combinational circuit that perform the addition of two bits is called a half adder.


It add's two inputs EA.BJ which as single bit. It doesn't take carry from Previous sum.

Inputs	5	A -	-	HOLE	ADDER	som	¿ outputs.
	C	ß-		THUE P	IDDER	- arry out	Land Mar


TRUTH TABLE

K-map

profis Ipholisconantos



Logic diagram.



FULLADDER

It is a combinational circuit that performs the addition of three bit is called a full adder.


It is design to add more than two bit. it can add two single bit number along with a carry in EA, B, cin]

	1	and the second		
inputs }	ß	FULL ADDER	som	4 autputs
an and	Cin	38.00	(ary our	

TRUTH TABLE

I	nputs	out	puts	
A	B	Cin	sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

k-map for sum




Sum = ABC+ ABC+ ABC+ ABC


= BEACHAEJ+BEAC+AEJ

= BOX => AGBOC


- = B [AOC] + B [AOC]
- = B [x] + B [x]


k-map for carryout





Logical diagram





carry Equation

 ABC + ABC + ABC

 ABC + ABC + ABC

 ABC + ABC + ABC

 ABC + ABC + ABC + ABC


 C C AB + ABC + ABC

 C C AB + ABC + ABC

 C C ABBC + ABC

 C C ABBC + ABC


 C C ABBC + ABC



HALF SUBTRACTOR


A combinational circuit that perform the subtraction of two bits is called a half subtractor.


It subtract two inputs [A,B] which as single bit. It doesn't take carry from previous subtractor.



TRUTH TABLE


Inpu	its	outputs				
A	ß	Differen	BOTTON			
0	0	0	0			
0	1	1	1			
I	0	1	0			
1.00	1	0	0			





Borrow = AB

LOGIC DIAGRAM




FULL SUBTRACTOR

It is a combinational circuit that performs the subtraction of three bit is called a full subtractor.


It is design to subtract more than two bits. it can add Subtract two single bit number along with a Borrow in

[A.B.Bin]

BURGES ARE THE BEA





K-map for Borrow




Borrow = ABin + AB+ BBin

LOGIC DIAGRAM








of Decoder. Encoder is used toward transmitter side. Encoder has 2^h input lines noutput lines. General formula

Enable single is also used in encoder. It is an optional. It is used for controlling the circuit.

Inputs $\begin{cases} J_0 = \\ Y_1 = \\ 2^n \end{cases}$ Encoder Y_0 contputs $2^n = 2^n : n$ y_1 contputs y_2 Enable (optional)


		JNP	OUTF	NOTS .			
To- ENCODER -Yo	E	J3	J2	J,	70	Yo	Yı
J2- 24:2	0	X	×	×	X	C	C
13 ml manual commence	1	0	0	0	1	0	0
and the second sector	11	0	0	1	0	0	1
output Equation:	11	0		0	0	۱	0
$Y_0 = J_2 + J_3$	11	1	0	0	0	1	1

 $Y_1 = I_1 + I_3$



DESIGNING OF 8:3 ENCODER


TRUTH TABLE Inputs Yo outputs 8:3 Y, E0 17 I6 IS Jy J3 I. Jo Y. ENCODER Yo 1/2 Y2 × × × x × × × × output Eaucition: D 40 = Ju+Is+ Ju+J7 y1 = I2 + I3 + I6 + I7 42 = I1+I3 + IS+I7 D t t





DECODER

It is combinational circuit that performs reverse operation of Encoder. Decoder are used towards reciever side in communication to decode the encoded data. Decoder are have 2" output line and ninputs. General tormula of Decoders is nx2n

Enable signal is used in Decoder - It is on optional . It is used to control the circuit.








DESIGNING OF 3:8 DECODER

Io-3:8 90		JOL	puts		Outputs							
J2- DECODER 45 J2- 45	En	I ₂	J ,	I.	Yo	Yı	Yz	Y3	Yy	Xe	Y ₆	Y ₇
96 97	0	x	x	×	0	0	0	0	0	0	0	0
output cavation	1	0	0	0	1	0	0	0	0	0	0	0
$y_0 = \overline{I_2 I_1 I_0}$	1	0	0	1	0	1	0	0	0	0	0	0
$y_1 = \overline{J}_2 \overline{J}_1 J_0$	1	0	1	0	0	0	1	0	0	0	0	0
$y_2 = \overline{J}_2 \overline{J}_1 \overline{J}_0$	1	0	1	1	0	0	0	1	0	0	0	0
$y_3 = \overline{J}_2 \overline{J}_1 \overline{J}_0$ $y_4 = \overline{J}_2 \overline{J}_1 \overline{J}_0$	1	1	0	0	0	0	0	0	1	0	0	0
$94 = 1_2 + 1_0$ $95 = 1_2 \overline{1}, \overline{1}_0$	1	1	0	I	0	0	0	0	0	1	0	0
96 = J2J, Jo	1	1	1	0	0	0	0	0	0	0	1	0
47 = J23, IO	1	1	1	1	0	0	0	0	0	0	0	1
		,	1, J2 12 J2 13 J2 14 J2 14 J2 15 J2					-				

MULTIPLEXER

It is a Combinational circuit used to select only one input a mong Several inputs based on selection input line and it is mer 2ⁿ×1. This can act as digital switch and It is denoted by 2ⁿ×1. data scleetor and also called as Selector variable or selector line.

for a must there can be 2ⁿ inputs, neclections likes and only one output is possible.



Selection lines .

Advantages:

1. It reduces nomber of wires

2. It reduce circuit complexcity.

3. It reduce cost and reduces number of lines. Application

1. It is used in communication as a digital switch

2. It is used as data selector.

Note: multiplexer is known as many to one


Types

There are many types of multiplexer

- 1.2×1 3.8×1
- 2. 4×1 4.16×1 So on.


DESIGNING OF 2:1 MULTIPLEXER

2×1 mux will accepts z inputs and gives loutput and it is One selection line input and it has also as one enable and it is optional.



4.= 50 DO


 $y = s_0 D_1$ $y = s_0 D_0 + s_0 D_1$



DESIGNING OF 4:1 MULTIPLEXER

4×1 more will accepts y inputs and gives loutput and it has two selection line input and it also as one enable and itsophioned

$P_0 = 41$	11	npots	Outputs	
	E	SI	So	Y
SI SO	0	×	×	0
	1	0	0	Do
y= Sosi Do + Sosi Di + SosiDz	1	0	1	Dı
+ JoSI DO	1	1	0	02
	1	1	1	Os




DEMULTIPLEXER

It is a combinational circuit which is used in a communication It can distribute one input to the several output. Demoltiple is also called as "DEMOX". It is as a serial to parallel converter It accepts one inppt 2^h outputs and has n selection lines.

applications

It is used as distribution in communication. It is as a serial to parallel converter.



TYPES OF DE-MUX


There are many type of De multiplicacer's

10	1×2	3.	1×8
20	1×4	ч.	1×16

DESIGNING OF 1:2 DE-MULTIPLEXER

and distribut it to the output lines Eyo, y, based on selection


input lines]



Input		outputs			
E	So	Yo	91		
0	×	0	0		
1	0	D	0		
1	1	0	D		

output cavation :

40= 30 91= SOD




DESIGNING OF 1:4 DE-MULTIPLEXER

It is a combinational circuit it will accepts one input data line and distribute it to the output lines E yo, y, y2 based on

Selection input lines J.

	Input			outputs				
	E	Si	So	Yo	41	42	Ys	
00- 1: 4 - 4	0	×	×	0	0	0	0	
DE-MUX - 42	1	0	0	D	0	0	0	
4	I	0	1	0	D	0	0	
	1	1	0	0	0	D	0	
SI SO	1	1	1	0	0	0	D	



COMPARATOR


comparator is a combinational circuit which is used for compare ing number [A,B]. There are many types


1. Ibit comparator 2. 2 bits comparator ... Soon

DESIGNING OF I BIT COMPARATOR

It is a combinational circuit which can compare two number [A18] of single bit [A0, B0].

Comparision can be better unstanded below logic





DESIGNING OF 2 BIT COMPARATOR


1. It is a combinational circuit which can compare 2 bits

(A,B) of 2, bits. [A= Ao, A,] [B=Bo, B,]

2. 2 bit comparator logic can be better understood by below truth table.


A	and designed to the	-	A>B
AI	2 - bit comparator	0.0.5	A=8
B1-		-	AKB

inputs				Outputs		
A,	Ao	Bi	Bo	A>B	A=8	AKB
0	0	0	0	0	1.	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	• 0	1	0	0
0	1	0 (1	0	-	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	I	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
	1	0	0	1	0	0
1		0	1	1	0	0
1	1	•	0	1	0	0
I	1	1	1	0	•	0



AKB = AO AIBI + AO BO + AIBOBI

A=B = AIRO BIBO + AOAI BOBI + AOAI BOBI + AOAI BOBI



Subject: DECO **Class Notes** Unit No: T Lecture No: Faculty: A.Swatty Date Conducted: Topic: sequential logic circuits Page No: 15 Sequential Logic circuits: The Design of logic circuit using memory and elements and combinational circuit is known as sequential logic circuit. · Sequential logic circuit generates output in accordance with the sequence in which the input signals are received · The outputs always depends on the present inputs and on past outputs, because output is connected back to the input. outpuls Combinational Inpuls circuit Memory elements Block dragram of sequential Circuit Thus we can specify the sequential circuit by. atime sequence of external inputs, internal states (presentstates and next states) and outputs. Sequential circuits can be classified into 1. Synchronous Sequential circuits and 2. Asynchronous sequential circuits depending on the timing of their signals.

• In asynchronous sequential circuits, change in input signals Can affect memory elements at any instant of time. · In synchronous sequential circuits, signals can affect memory elements only at discrete instants of time. the Asynchronous Sequential circuits synchronous Sequential Circuits 1. Input signals can effect 1. Input signals can affect memory elements at discrete memory elements at any instant of time. instant of time. 2. Easier to design. 2. More difficult to design 3. Clock is required as one 3. clock is not required as of the input. one of the input 4. speed of operation is limited 4. speed of operation is high by the time delays involved. 5- Ex: clocked flip flops 5. Ex: Unclocked flipflops Comparison between sequential and Combinational circuits Sequential logic circuits · Combinational Logic Circuits 1. output depends on the present 1. output depends only on input and past output also the present input 2. comparatively barder to 2. Easier to design design 3. speed of operation is 3. speed of operation is comparatively low. 4. Memory unit is required bigh 4. Memory unit is not required to store the past-outputs. 5- Ex: Serial adder. 5. Ex: parallel adder

Subject: DECO Faculty: A.Swathi Topic:

Class Notes

Unit No: Lecture No: Date Conducted: Page No:

Latch

Latches and flipflops both are bistable elements. These are the basic building blocks of most sequential circuits.

- The main difference between latches and flipflop is in the method used for changing their state.
- Many times enable signal is provided with the latch.
 When enable signal is active output changes occur as input changes.


But when enable signal is not activated input changes donot affect output.


5-R latch !

The simplest type of latch is set-reset (SR) latch. It can be constructed from either two NAND gates or two NOR gates.

SR latch using NOR gates

hogic symbol





The two NOR gates are cross coupled so that the output of NOR gate 1 is connected to one of the The latch has two inputs @ and @, and two inputs set and Reset.

Casel: S=0 and R=0Case 2: S=0 and R=1Case 3: S=1 and R=0Case 4: S=1 and R=1

Truthtable

412-

5	R	an	Qn+1	state
0	0	0	0	Nochange
0	1	0	0	Reset
0	0	0		set
-		0	××	Indetermi - - nate

operation :

» When both inputs low, the output doesnot change and latch remains latched in its last date. This condition is called inactive state because nothing changes.


-> When R input is low and s input is high, the Q output of latch is set (at logic I).

-> when R input is high & sinput is low, the o/p is Reset. -> when R and S inputs both are high, output is unpredictable. This is called indeterminate condition. Class Notes

Subject: DECO Faculty: A.Swathi Topic: Unit No: Lecture No: Date Conducted: Page No:

SR latch using NAND gates.

Logic diagram



The operation of this latch is the reverse of the operation of NoR gate latch.

Truthtable

T	5	R	Qn	Qn+1	state
	0	0	0	×	Indetermi nati
	0	1	D	\$	Set
	1	0	0	0	Reset
	1	1	0	0	No change

operation

-> when both inputs low, the output is unpredictable this is called indeterminate condition:

> when R is high, s is low the Q output of latch is set > when R is low, s is high the Q output of latch is Reset > when both inputs high, the output does not change.

Differences between latch hatches and FlipFlops sequential circuits	and Flipflop both are building blocks of
Latches	FlipFlops
1. Latches donot require clock signal	Flip Flops have clock signals.
2 A power requirement of a latch is less	power requirement of a flip- flop is more
3 A latch works based or. the enable signal .	A Flip Flop works based on the clock signal.
4 The operation of a latch is -faster as they donot have to wait for any clock signal	
5. A latch is an asynch- ronous device	A Flipflop is a synchronous device.
6 latch can be built by logic gates	Flipplop can be built by latch with an additional control input.
7. <u>Logic Symbol</u> S <u>EN</u> S <u>Q</u> Q R <u>EN</u> R <u>A</u> A	Logic Symbol S_TITI-Flip Q R
8 Latch is a level triggered device +vg	Flipplop is a edge triggered device +ve _ve positive edge Negative edge

MARRI MAR

11/2

Subject: DECO **Class Notes** Unit No: 7 Lecture No: Faculty: A.Swathi Topic: Latches Date Conducted: Page No: 16 Flip Flops: The storage elements employed in clocked sequential Circuits are called flipflops. · A flip-flop is a binary cell capable of storing one bit of information. · It has two outputs, one for normal value and one for the complement value of the bit stored in it. · A flipflop maintains a binary state until directed by a clock pulse to switch states A flipflop is a bistable electropic circuit that has two stable states i.e, the output is either o or 1. · Flipflip is the smallest storage unit of a computer since what it stores is a single bit (o or 1). · There are many types of flipflops The major difference between them are in the number of inputs applied and a manner how the. inputs change the outputs. 1. SR flip flop 2. JK flip flop 3. D flip flop and 4. T flip flop SR flipflop is the commonent of them.

· A flipflop can have one or more inputs. The input signals which command the flipflop to change state are called excitations. > Normaloutput . Inputs & Flip Flop a > Inverted output General Flipflop Symbol. Applications of flip flops: There are number of applications of flip flops. 1. The flipflop serves as a storage device 2. It stores a 'I'when its a output is I' and stores a 'o' when its a output is a 'o'. 3. Flipflops are the functamental components of shift registers and counters.

Unit No: 11 **Class Notes** Subject: DECO Lecture No: Faculty: A. Swatt Date Conducted: Topic: Flipplops Page No: 17 S-R ElipElop 8 In digital circuits, many operations have to be. Carried out in a proper sequence at the appropriate time These operations are controlled by clock pulses. · The flip-flop output is controlled i.e, meither be set por reset without the preference of the clock pulse. such a flipflop is the clocked SR flipflop. • The SR flipplop can be represented using a graphic .symbol. 5-R flipflop cik-R Graphic Symbol of S-R flipflop 62 CK CK Logicdiagram of S-R flipflop · It consists of inputs s, R and CIK to set, Reset and for clock respectively. . The clk input, that is represented with an anowhead shape in alynamic, as it responds only when there is a



positive transition (i.e from o to 1) • The output can be a or a (a's complement) Truth table for S-R flipflop is, On+1 state S R On 0 0 0 Nochange I 0 0 Õ 1 0 0 Reset I 0 O 0 0 I set 1 0 0 1 х Indeter 1 × minale Truthtable of S-R flipflop 1. When ver the clock input changes from o to 1 i) Q is cleared to '0' if s=0 and R=1 ii) Q is set to i' if s=1 and R=0 iii) There will be no change in output, if s=0 and 2=0 iv) & is Inteterminate (or) unpredictable, if S=R=1. 2. When the clock 'clk' has no signal, then there Will be no change in output.

culty: A swatty ppic: FlipFlopS		Unit No: T Lecture No: Date Conducted:
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c} $	Page No: 18
Characteristic tab K-map for characteris On 50 01 0 1 1 Characteristic eqn is	le of s-R flipflop	
Excitation table for present Ne	S-R-flipflop is ale Required input mil 5 R	

J-K flipflop: In an S-R flipflop, the state of the output is not predictable when R=1 and S=1. The J-K flipflop allows inputs J=K=1. In this situation, the state of the output is changed. · ID J-K, the letter J is for set and the letter K · When inputs are applied to both J and K simultaneous is for Reset (clear). as 1, the flipflop switches to its complement state. ie Q=1, it switches to Q=0 and viceversa. ·Q J-K CIK -flip-flop K Graphical representation of J-K flip flop hogical diagram for J-K flipflop a

Subject: DECO Unit No: T Lecture No: **Class Notes** Faculty: A. Swatti Topic: Flipplops Date Conducted: Page No: 19 . Truthtable state Qn 00+1 J K 0 0 0 O Nochange 1 0 0 1 0 0 0 Reset Į 1 0 0 0 0 1 1 set I 0 I 0 1 тоддle 15 σ Complementar ł Characteristic table On K Qm+1 J 0 0 0 0 0 б D 1 D ł 0 1 0 1 O Í Õ 0 0 ł 1 1 1 0 l 0 l Excitationtable Required inputs present stale Next stale Qn+1 Qn K. J Χ 0 0 Ο 1 Х 0 Х 1

Χ

0

D Elip-Flop: The D-flip-flop is also known as Delay flip-flop (or) Data · The D flipflop is a slight modification of the sR flipflop flipflop. . An SR flipflop is converted to a D flipflop by inserting as inverter between s and R and assigning the symbol D to the single input. · The D input is sampled during the occurrence of a clock transition from 0 to · D flipflop is used to either store the date or potroduce a. delay. Q D Elipflop ClK-Graphic Symbol of D flipflop CIK Civcuit diagram of D flipflop. operation motherable for Offipflop If D=1, the output of flipflop goes to the 1 stale but if D=0, the output of flippiop goes to the O stale.



Subject: DECO Faculty: A.Swoth Topic: FlipFlops

Class Notes

Unit No: IL Lecture No: Date Conducted: Page No: 20

Truthtable

÷ .					
-	D	Qŋ	On+1	state	I
150	Sec.	0	0	Reset	
	0	I	O	ICCS61	
	- 1	0	0	cab	
	-	Ι	1	set	
		1			1

Truthtable of D-flipflop


The output terminals of D-flipflop are same as that of S-R flipflop.


- · D-flipflop is said to be an extension or improved version of s-R flipflop.
- The output values are applied to the input terminal The input values and its corresponding outputs are represented in the characteristic table

characteristic table:



Excitation table for D-flipflop Required Input NS ps QD+1 D 0 O Ο For a D flip flop, the next state is always equal to the D input and it is independent of the present state. . D must be a if an+1 has to be a, and D must be 1 if an+1 has to be 1 regardless of the value of QD. T- flipflop: A T flipflop bas a single control input, labelled T for toggle. Whenever a pulse is given to the T-input, the output changes state. T flipflop can be used as a frequency divider. The basic circuit diagram for T flipflop is CIK-Pripflop Circuit diagram







Subject: DECO Class Notes Unit No: II	
racuity A Constraint	and the second s
Topic: Counters Date Conducted:	
Page No: 22	
Counters:	_
Counters are one form of registers, which can be used to count the number of clock pulses applied at inpul	F
to count the number of clock pulses applied an open	
over a period of time.	nin
over a period of time. • Counters are found in almost all equipment Contain	0
digitat logic.	ų.
· Counters are mostly Constructed using	
e Last made ov 1 T TT	
· Flipflop programmed as counters are used in a wide	
· Flipflop programmed as counters are oble instrumer	h
applications 11 Scientific	ĥ
industrial controls, computers and communication equipment	21
11 a - mont other areas	
• A counter that follows the binary number seque-	
· A coupter that follows inc	
nce is called a mining	
· There are two types of counters,	
1. synchronous counter	
2. Asynchronous counter.	
2. Tiggitting the summer click hopest is.	
· In synchronous counter, the common clock input is.	ľ
connected to all of the flipflop and they are clocked	ŀ
simultaneously.	
. In Asynchronous counter, Commonly Called ripple counters,	
the first flipflop is clocked by the external clockpulse	
and then each successive flipflop is clocked by	
the output of the previous flip flop.	

Asynchronous or Ripple Counter. Ripple counters are simplest possible counters. • The circuit diagram of a ripple counter is constructed The J and K of all the flip-flops are connected to High (1). so that all the flipflops are in toggle mode. · Flipflops considered here are all negative edge triggered. · Ripple counter is a cascaded arrangement of flipflops where the output of one flipflop drives the clock input of the following flip-flop. · A n-bit ripple counter can count up to 2^m states. It is also known as MOD n counter. · some of the features of ripple counter are 1. It is an asynchrous counter 2. Different flipflops are used with a different clock pulse. 3. All the flipflops are used in toggle mode. 4. only one flipflop is applied with an external clockpulse and another flipflop clock is obtained from the output of the previous flipflop. 5. The flipping applied with an external clock pulse act as LSB (Least Significant Bit) in the counting sequence.

Subject: DECO Class Notes Unit No: T Faculty: A. Swatte Lecture No: Topic: Ripple counter 01134 Date Conducted: Page No: 25 couster A simple 4-bit binary ripple J-K flipflops. that uses four JQ J Q J Q J Q CKA CKB CKC CKD q'q à Q K K k κ 1 4 1 1 Q_{D} · Suppose that the flipflops are negative edge-trigger Initially all flip flops are in logic 0 state $(Q_A = Q_B = Q_C = Q_C = Q_C)$ A dock pulse is applied to the clock input of flipflop. A, causing QA is change from logic o to logic ! Atillis moment, flipflop B, C and D do not change state (i.e remain in the logic o state) since there is no negative going edge of the clock pulse represent at their clock input. QA and QD denote a L3B and M3B, respectively after the first clock pulse is applied to the clock flipflop QA input to



the counter will read QDQCQBQA C · with the arrival of the second clock pulse lo flipflop A, QA goes from 1 to 0. .This change of state creates the negative-going pulse edge needed to trigger flipflop B, and thus QB goes from oto 1. at this moment flipflop c and D still remain in -the logie o state. QDQCQBQA Thus the counter will yield. · It will count the input clock pulses in binary form as described above up to QD=QC=QB=QA=1 (i.e upto 15 clock pulses). clock pulse 16 causes all the four flipflops to go to state 0-that is the counter recycles. The state diagram of topple counter is, SAfter first 0000 $P_0 Q_2 Q_B Q_A$ clock pulse 0001 1111) After second Initial clock pulse After State 0010 15 clock pulse



Unit No: 1 Lecture No: Class Notes Subject: DECO Faculty: A Swatt Link to Session Topic: Ripple Counter and Synchronous Counter Planner (SP):S.No.... of SP Book Reference: Date Conducted: Synchronous counter: Page No: 24 To increase the speed of the counter the clock pulse were to be applied to all the flip flop at the same time affecting the change in all the flippings simultaneously. Such counters are known as synchronous Counters. · In synchronous counters all the four flipflops are controlled by the same clock. · The J and k inputs of the first flipflop are connected to High (1). Therefore the first flip flop would toggle for each clockpulse. based on the principal that in · The Counter 13 the sequence 0000; 0001, 0010, 0011, 0100, 0101,0110 et, the low order bit is complemented after every count and every other bit is complemented if the low-order bits are equal to 1. HIG,H Q0Q Q_2 Ro 5 J J6 DCIL XIK DCIK Ľ۵ K1 K<u>s</u> FFI FF2 F=0 CTK A 3-bit synchronous binary counter

Tulisted Ring Counter (Johnson Counter) Johnson counter also known as creeping counter, is an example of synchronous counter. · In Johnson Counter, the complemented output of last flipflop is connected to input of first flipflop and to implement n-bit Johnson Counter we require 'n? · It is one of the most important type of shift Flipflops. · It is informed by the feedback of the output lo régister counter. its own input. · other names of Johnson Counter are: creeping counter, twisted ring counter, walking Counter, mobile counter and switch tail counter. The logic diagram of 4-bit Johnson Counter using D plip Flops 15, nd ma D-Flip Flop Pcik D-Flip Flop D-Flip DE LIPS PCIETOP Pcik CIK Qo • The Q output of each stage Ps connected to the D input of next stage but the a output of the last stage is connected to the Dippot of first stage, therefore the name twisted ring counter.



Unit No: T Subject: DECO **Class Notes** Lecture No: Faculty: A.Swatt Link to Session Topic: Thonson Counter Planner (SP):S.No.... of SP Book Reference: Date Conducted: Page No: 25 feed back arrangement produces a THIS Logic diagram of 4-bit twisted ving counter using JK flipflop. Q3 50 T_3 ay 1, J_ ao a, FIFO F/F1 FIE FFE Gi a, Oi K2 Kz Q, 10 101 thonson counter. -for Truthtable 03 Q_2 state Ø١ Qo Ò 0 0 0 Ø 0 D D ŀ Ö 0 2 3 OL 4 5 0 6 0 0 7 0 0 в Ô д О 0

ľ

State diagram of Jonson Counter 1000 (0000) 0011 (1000) 0111 1111 1100 IIID Advantages of Johnson Counter: 1. The Johnson counter has same number of flipflop but it can bount twice the number of states the ring counter can count. 2 It can be implemented using D and JK flip flops 3. Johnson ring counter is used to count the data in a continuous loop. 4- Johnson counter is a self-decoding circuit. Disadvantages of Johnson counter: 1. Johnson counter doesn't count in a binary sequence. 2. In Johnson counter more number of states being utilized . 3. The number of flipplops needed is one half the number of timing signals. 4. It can be constructed for any number of timing sequence.

Unit No: 11 Subject: DECO Lecture No: Class Notes Faculty: A. Swatti Link to Session Topic: Design of synchronous counter Planner (SP): S.No..., of SP Book Reference: Date Conducted: Comparison between Asynchronous and Page No: 26 synchronous counter Asynchronous Counter Synchronous Counter 1. These are serial couplers 1. These are parallel counters 2. In these counters clock is 2. I.C. In these Counters clock connected simultaneosly is connected to the first to all the flipplops. flip flop and its output acts as a clock input to the next flipflop and soon 3. hogic circuit becomes complet 3. Logic circuit is very as number of states simple even for more increases. number of states 4 speed of operation 4. speed of operation is relatively high. is very low Applications of counters: Basically counters are useful for generating timing variables to sequence and control the operations in a digital system. Hence the counters are very use-ful and versatile devices that are found in many applications. 1. Digital clock 2. Frequency dividers 3. parallel to serial data conversion (Muttiplexing) 4. Auto parting control 5. Industrial digital control system etc.

Z



Design of synchronous counter: The following steps are to be followed to design a simple synchronous counters. Determine the number of flip-flops needed using the where n is the number of flipflops and $2^{n} \geq N$ formula N is the number of clockpulses to be counted. 2. select the type of plipflop to be used. 3. prepare the statetable from the given circuit information and derive the circuit excitation table. 4. Simplify the expressions for the flipflop inputs using any one of the simplification method (K-map or tabulation or algebraic) 5. Draw the logie diagram. Design of Asynchronous counters: To design an asynchronous counter the following steps are to be followed. 1. write the counting sequence 2. Tabulate the values of reset signal R for various states of the counter. obtain the minimal expression for R or R USing k-map or any other method. 3. 4. provide a feedback suchthat R or R resets all the Flipflops after the desired count.



Unit No: T Subject: DECO **Class Notes** Lecture No: Faculty: A. Swath Date Conducted: Topic: Registers Page No: 27 Register Register is a series of flipflops. (07) A register is a group of flip-flops with each flip-flop capable of storing one bit of information. · A register with D flipflop can store any discrete quantity of information contains on bits. · The flipflop bold the binary information and the gates control when and how new information is transferred into the register. • The transfer of new information into a register is re-ferred to as loading the register. • The registers can be classified into four possible. modes of operation. They are 1. sevial -in-serial out 2. serial in - parallel out 3. parallel in - serial out 4. parallel in - parallel out Applications of registers The registers are found in many applications, a few of them are: 1. Time delay 2- keyboard encoder 3. Ring counter 4. Serial to parallel and parallel to Serial data converter




Shift Registers:

A register capable of shifting its binary information in one or both directions is called a shift register. • The logical Configuration of a shift register consists of a chain of flipflops in cascade, with the output of one flipflop connected to the input of the next flipflop.

- · All flipflops receive common clock pulses that initiale the shift from one stage to the next.
- · The simplest possible shift register is one that uses only flip-flops.
- The output of a given flipflop is connected to the D input of the flip-flop at its right.
- The clock is common to all flip-flops.
- · The serial input determines what goes into the left most position during the shift.
- · The serial output is taken from the output of the rightmost flip flop.
- · sometimes it is necessary to control the shift so that it occurs with certain clock pulses but not with others.
- · This can be done by inhibiting the clock from the input of the register if we do not want it to shift.
- · when the shift register is used, the shift can be controlled by connecting the clock to the input of an AND gate and the 2rd output of the AND gate





A register capable of shifting in one direction only is called a unidirectional shift register. · A register that can shift in both directions is called a bidirectional shift register. • The most general shift register has all the capabilities. others may have some of these capabilities, with at least one shift operation. 1. An input for clockpulses to synchronize all operations. 2. A shift - right operation and a serial popul line associated with the shift-right. 3. A shift-left operation and a serial inputline associated with the shift-left. 4. A parallel load operation and n input lines associated. with parallel transfer. 5- n parallel output lines. 6. A control state that leaves the information in the register unchanged even through clock pulses are applied continuously. Function table for Register is: Mode control Register operation 50 51 No change 0 0 shift right (down) 0 J shift left (up) O parallel load



Unit No: TT Lecture No: Subject: Deco Class Notes Faculty: A swathing Topic: Introduction to Computer organization Link to Session Planner (SP): S. No. of SP **Book Reference:** Date Conducted: Computer organization Page No: Computer organization and Architecture is used to design computer system. Computer Architecture: It is considered Computer Architecture refers to the end to end structure of a computer system that determines how its components interact with eachother in helping to execute the machine's purpose (i.e. processing data), often avoiding any reference to the actual technical implementation. computer Architecture défines the system in an abstract manner, it deals with what does the system do. Computer organization: computer organization is realization of what is specified by the computer architecture. · It deals with how operational attributes are linked together to meet the requirements specified by computer architecture. · Some organizational attributés are hard ware details

Control signals and

peripherals.

The basic minimum features of all digital computers contains the following components: (i) Internal registers (2) The main memory (3) A set of instruction (2) The timing and control structure. · A program is a set of instructions that specify the operations, operands and the sequence by which processing has to occur. · An instruction is a binary code that specifies a Sequence of microoperations. (or) A computer instruction refers to a binary code that controls how a computer performs mecro-operations in a series. · Instructions together with the information, are saved in memory. i.e instructions and data are

Stored in memory.

· Every computer has its own set of instructions.

 The bits of an instruction can be grouped into parts called fields. Subject: DECO <u>Class Notes</u> Faculty: A. Lwothi Topic: Instruction Code Unit No: M Lecture No: Link to Session Planner (SP):S.No.... of SP Book Reference: Date Conducted: Page No:

Instruction code

An instruction is a command given to a computer to perform an operation on data.

An instruction code is a group of bits that instruct the computer to perform a specific operation.

The operation code of an instruction is a group of bits that define operations such as addition, subtraction, shift, complement etc.

• An instruction consists of 3 parts

these three parts of an instruction are called fields. • In a computer, the instruction format usually consists of 3-fields.

These are

operation code Gi) opcode field: The value of opcode specifies the operation, such as addition, subtraction.... etc to be performed on the operands.

Mode field: An I bit, which is a single bit specifying the addressing mode

Address field: Address field specifies the address of the main memory or the register reference operation or the input/output (I/o) operation.

Mode opcode operand/address of open


Computer Registers:

Registers are temporary storage units of a computer that keep both data and instructions in a binary form. • Registers are electronic device that temporarily hold values in the form of 1 and 0.

- In computer organisation; the registers are a type of Computer memory used to accept, store and transfer data and instructions used by the copy right way.
- During the execution of phagram, registers are Used to store data temporarily.
- Types of <u>Registers</u> i 1. one register for holding data called - DataRegister(DR) 2. One register for storing instruction called -Instruction Register (IR)
- 3. A register for holding and address of memory word called Address Register (AR)
 4. A register for holding temporary data generated during processing. This register is named as -

Temporary Register. (IR) 5. A register is required for doing operations on data. This processor register holds data on which a ddition, subtraction, multiplication, shift and logical operation are to be Carried out - A processor Register (Accumulator - Ac) (PR)

Unit No: TI Lecture No: **Class Notes** Subject: DECO Link to Session Faculty: A _ Cwath Planner (SP):S.No.... of SP Topic: Registers Book Reference: Date Conducted: Page No: 💐 6. A register that will act as a counter and will hold the address of next instruction. such a register is named as - program counter (PC) 7. Registers for inputting and outputting data. INPR Input Register will hold date obtained from user through input devices like keyboard. OUTR output Register will hold date that need to be sent to output devices like monitor, printer ek.



Basic Computer registers and Memory

U.

A computer instruction refers to a binary code that Controls how a computer performs micro-operations in a series. Every computer has its own set of instructions. in computer operation codes or opcodes and addresses are the two eliments that they are divided into. · Instructions are of different types depending on the number of operands they contain or require, to operate on. OTR CULUM Partita These are. sent to autour devices a at 1. zero-address instruction 2. one-address instruction 3. Two-address instruction 4. Three-address instruction. 20100 - address instruction: zero-address instruction (or) This type of instructions donot contain any operand or operand address. • The operand addresses are implied. • The instruction CLA is a 0-address instruction. · CLA stands for clear accumulator.

• Here the instruction itself specifies that the operation "clear" is to be performed on Accumulator.

Unit No: TV **Class Notes** Lecture No: Subject: DCCo Faculty: A Swothi Topic: Computer Instructions and Instruction Formats Link to Session Planner (SP):S.No.... of SP **Book Reference:** Date Conducted: ODe-address instruction; Page No: 4 In this type of instruction, a single operand address is specified. The other operand lies in the accomulator and the result is also stored back Ex: some examples of 1-address instruction. in the accumulator. LDA A STA A ADD A Two-address instruction: In this type of instructions, addresses of two operands are specified. The result of the operation is stored in one of the given operated addresses. MOV RI, R2 EX : ADD RI, R2 Three-address instruction: In three address instructions, two addresses are specified and a third address is provided for storing the result. Ex: ADD RI, A, B leads to addition of operands at locations A and B and the sum of the two operands are stored in register R1.

Subject: DECO <u>Class Notes</u> Faculty: A Swathi Topic: Addressing Modes

Addressing Modes :

Instructions that define the address of a definite memory location are known as memory reference anstructions. The method in which a target address or effective address is recognized with in the instruction is known as addressing mode.

The address field for instruction can be represented in two different ways are as follows.

1. Direct Addressing = It uses the address of the operand. 2. Indirect Addressing - It facilitates the address of a pointer to the operand.

The address of the operand or the target address 1s Called the effective address.

Effective <u>Address</u>: It defines the address that can be executed as a ctarget address for a branch type instruction or the address that can be used directly to create an operand for a computation type instruction, without creating any changes.


Address :

The address is represented as the locator where aspecific instruction is constructed in the memory.

The address bits of an instruction code is used as an operand and not as an address.

In such methods, the instruction has an immediate operand. If the second part has an address, the instruction is referred to have a direct address.

Unit No: Lecture No: Link to Session Planner (SP):S.No.... of SP Book Reference: Date Conducted: Page No: • There is another possibility in the second part including the address of operand. This is referred to as an indirect address. In the instruction code, one bit can signify if the direct or indirect address is executed.



It has the advantages that it can be optimized to produce a fast mode of operation. 2. Microprogrammed control: The control information is stored in a control memory. The control memory is programmed to initiate the required sequence of microoperations. . so is incremented with every possible clock transition, and so che input is active. This produces the sequence of timing signals To, Ti, T2, T3, T4 and so on, If so is not cleared, the timing signals with continue with T5, T6 upto T15 and back to To.	Subject: DECO <u>Class Notes</u> Faculty: A-shadti Topic: Timing and control The timing for all registers in the basic computer is controlled by a master clark genera- to the clock pulses are applied to all flipflop in the system, including the flipflops and reg control unit. The control signals are generated in the con provide control inputs for the multiplexers bus, control inputs in processor registers and for the accumulator. There are two major types of control organi I. Hardwored control: The control logic is implemented with gates decoders, and other digital circuits.	isters in the itrol Unit and in the common micro operations zation: , flip-flops,	
memory. The control memory is programmed to initiate the required sequence of microoperations. . So is incremented with every possible clock transition, maless is clr inpot is active. This produces the sequence of timing signals To, TI, T2, T3, T4 and so on, If so is not cleared,	2. Microprogrammed control:		
	memory. The control memory is programmed to initiate the required sequence of microoperations. • SC is incremented with every possible clock transition, whiles is clp input is active. This produces the sequence of timing signals To, Ti, T2, T3, T4 and soon, If sc is not cleared,		

opcode ok Instruction Register 15 14 13 12 11 other Toputs daress 3×8 decoder 7654321 0 T Control logic controloutputs Do gates 107. TIS To 15/14 0 4x16 decoder 200 11--Increment(INR) 4-bit - clear (CLR) sequence Counter (SC) + - clock Block diagram of control unit The T4 T5 TI clock-1000 h To 1110 TI TUNDIN in-lorm T2. Tz. T4 P3. 1-1 CLR-SC Example of control timing signals.

Subject: DE CO Faculty: A-Guerthi Topic: Instruction cycle Unit No: []] Lecture No: Link to Session Planner (SP):S.No.... of SP Book Reference: Date Conducted: Page No: 7

Instruction cycle

In computer organization, an instruction cycle, also known as a fetch-decode-execute cycle, is the basic operation performed by a central processing unit (Cpu) to execute an instruction.

The instruction cycle consists of several steps, each of which performs a specific function in the execution of the instruction.

- 1. Fetch: In the fetch cycle, the CPU retrieves the instruction from memory. The instruction is typically stored at the address specified by the program counter (Pc). The pc is then incremented to point to the next instruction in memory.
- 2. Decode: In the decode cycle, the CPU interprets the instruction and determines what operation needs to be performed. This involves identifying the opcode and any operands that are needed to execute the instruction.
- 3. Execute: In the execute cycle, the CPU performs the operation specified by the instruction. This may involve reading or writing data from or to memory, performing anthmetic or logic operations on data, or manipulating the control flow of the program.
 - These cycles are the basic building blocks of the cpu's operation and are performed for every instruction executed by the CPU.

By optimizing these cycles, cpu designers can improve the performance and efficiency of the cpu, allowing it to execute instructions faster and more effeciently. START Fetch the next instruction Decode instruction Execute instruction STOP The advantages and disadvantages of the instruction Cycle depend on various factors, such as the specific cpu architecture and the instruction set used. Advantages of instruction cycle 1. standardization 2. Efficiency 3 · pipelining Disadvantages of instruction cycle 1. overhead 2. Complexity 3. Limited parallelism.

Unit No: TIT Lecture No: **Class Notes** Subject: DECO Link to Session Faculty: A-cwathi Planner (SP): S.No.... of SP Topic: Memory Reference Instructions Book Reference: Date Conducted: Page No: 8 . This process continues indefinitely unless a HALT instruction is encountered, Intially, the program counter pc is loaded with the address of the first instruction in the program. The sequence counter sc is cleared to 0, providing a decoded timing signal To. After each clock pulse, sc is incremented by one, so that the timing signals go through a sequence To, Ti, Tz, and Soon. The microoperations for the fetch and decode phases can be specified by the following register transfer statements. TO & AR >> To: AR <- PC Ti: IR ← M[AR], PC = PC+1 5: Do,... Dy ← Decode IR (12-14), AR ← IR (0-11), I ← IR(15) It is necessary to use timing signal Ti to provide the -following connections in the bus system. I. Enable the read input of memory. 2. place the content of memory onto the bus by making $S_2 S_1 S_0 = |||$. 3. Transfer the content of the bus to IR by enabling the LD input of IR 4. Increment pc by enabling the INR Popul of PC.

Memory Reference Instructions:

Memory reference instructions are those instructions Where the operand to be operated upon is fetched from the memory. We have different memory reference instruction to a basic computer. We shall use these symbols as mnemonics in assembly Language programs later. hist of memory Reference Instructions. symbol Description. - Do the logic AND operation on data stored AND A at location A with the contents of AC. - A+ contents of Ac ADD A - head operand at A to AC LDA A - store value of Ae at location A STA A - Branch unconditionally to address A BUN A - Branch to A and save return address BSA A - Increment the value at A and skip if result is ISZ A Zero

Input-output organization Computer needs to communicate with the peripherals to take data or to transfer processed data. Instructions and data stored must come from some Input device, similarly, the results of processing on data, must be

Unit No: 111 Lecture No: **Class Notes** Subject: DECO Faculty: A. Swath Link to Session Topic: Input-output Instructions Planner (SP):S.No.... of SP Book Reference: Date Conducted: Page No: q sent to user through some output device. · A commercial computer will be having multiple Inputoutput (I/o) devices, for simplicity, we will consider a keyboard as an input device and monitor (screen) as an output device. · Keyboard is connected to the Input Register (INPR) through a transmitter interface. The register INIPR accepts 8 bits from a keyboard at a time and sends them to Ac · At is connected to the OUTR, which sends 8 bits at a time to the monitor or printer through a receiver interface FGO Receiver OUTR Printen Interface AC Transmitter INFR Keyboord Interface FGI Input-output configuration.

• Two single bit flipflops namely FGI and FGO control the
transfer of data between momory and I/o devices.
-) When a new information is available in input device,
then the single bit FGI flipflop is set to 1.
This information is transferred to AC.
After transfer has been done, FGI is set buck 100.
This indicates that INPR is now free and can accept
conother & bits of input data.
No data are transferred from keyboard to INPR as
long as FGI contains the bit value 1.
Another ciale bit eliption ran controls transmittion of
· Another single bit flipflop FGO controls transmittion of
data between Ae and OUTPR.
If FGO is set to 1, AC transfilts data to OUTPR If FGO is set to 0. it is only after transmission is completed.
10 1 the reals added set 10 1,
Bitvalue 1 of FGO indicates that Ac can now transfer
another 8 bits to outr.

Input-output Instructions

2==			
Instruction	Control Condition	Microoperations	Description.
	P %	SCHO	Clear sc to 0
INP	PBII :	AC(0-7) EINPR, FGI (0	Input character
OUT	P B10 5	OUTR (-AC(0-7), FGO (0	output character
SKI	PB9 3	If $(FGI=I)$ then $(PC \leftarrow PC+I)$	
SKO	PB8 \$	If (FGO=1) then (pc +pc+1)	skip output flag is on
TON	PB7 3	IEN <1	Interrept enable on
IOF	P B6 3	IEN C O	Interrupt enable off
201			The state colput

Unit No: 717 Lecture No: **Class Notes** Subject: DECO Link to Session Faculty: A-Swath Planner (SP):S.No.... of SP Topic: Isterrupt cycle Book Reference: Date Conducted: Interrupt cycle Page No: 10 It is the process by which a computer retrieves a program instruction from its memory, determines what actions the instruction requires, and carries out those actions. This cycle is repeated continuously by the central when the computer processing unit (Cpu), from bootupto is shotdown. =1 Enterrupt cycle Instruction cycle 0= score return addres set il and Decal Instruction in location 0 MED] & PC Eneure Instructio Branch to (ocation) PCE-1 =0 IEN JENE-0 12 RE-O FGI Ra-1 Flowchast for Interrupt cycle.

When IEN it checks whether "FGI" or "FGO" are set to 1 then an interrupt cycle happens, but when FGI=1 it means that information in INPR Cannot be changed, and FGO is the reverse to that which means that when FGO is set to 1 then the Poformation in Ac will be transferred to OUTR, OUTR can be changed.
After the execute cycle is completed, a test is made to determine if an interrupt was enabled (ex: so that another process can access the CPU)
If not, instruction cycle returns to the fetch cycle.
If so, the interrupt cycle might performs the following tasks.

- move to the current value of pe into MBR
- · Move to pc-save address lipto MAR.
- · Move the interrupt routine address into pc.
- · Move the contents of the address in MBR into indicated Memory cell.
- · continue the instruction cycle with in the interrupt routine.
- after the interrupt routine finishes, the pc-save address to is used to reset the value of pc and program execution can continue.

-> Interrupt cycle is very similar to the instruction cycle. At the very sfart, the status of R is checked. If it is 0 there is no interrupt and cpu can continue it's orgoing tasks. But R=1, it denotes that the ongoing process should halt because an interrupt bas occurred.

Class Notes Subject: DECO Faculty: A - Swathi Topic: Stack organization

Unit No: III Lecture No: Link to Session Planner (SP):S.No.... of SP Book Reference: Date Conducted: Page No: //

Stack organization

A stack is a datastorage structure in which the most recent thing deposited is the most recent item retrieved. It is based on the LIFO (Last In First out) concept. • The stack is a collection of memory locations containing a register that stores the top of element address in digital Computers. stack's operations are : push: Adds an item to the top of the stack. pop: Removes one item from the stack's top. LIFO The Last In First out list is another name for stack. · It is the cpu's most crucial feature • It saves information so that the last element saved is retrieved first. · A memory space with an address register is called a stack. This register known as the stack pointer, affects the stack's address (sp).

- · The Address of the element at the top of the stack is Continuously influenced by the stack pointer. Implementation of stack
- The stock can be implemented using two ways.
 - · Register stack
 - · Memory stack.

Register stack : A stack of memory words or registers may be placed on top of each other, consider a 64-word register stack, A binary number which is the address of the eliment at the top of the stack, stored in the stack pointer register. • The stack has the three elements A, B and C • The stack pointer holds c's address, which is 3. c is at the top of the stack. The top eliment is removed from the stack by reading the memory word at address 3 and decreasing the stack pointer by one. · As a result, B is at the top of the stack, and the sp is aware of B's address, which is 2. It may add a new word to the stack by increasing the stack pointer and inserting a word in the newly increased 64 - Word stack location. Address 463 FULL SP 0 DR

Unit No: 711 Lecture No: Subject: DECO Class Notes Link to Session Faculty: A. Swathi Planner (SP):S.No.... of SP Topic: stack organization Book Reference: Date Conducted: when a stack is created the pointer will Page No: 19 point to the address o and the stack will be Accordingly, the registers sp, EMPTY and FULL will be hold o, I empty and not full. and o values' respectively. · When the FULL Register holds 'o', new elements can be inserted into the stack using the pust operation that involves the following oper sequence of microoperations. : stack pointer is incremented SP (- SP+1 M[sp] < DR : Element is inserted on top of the stack of [sp=0] then (full ←1) : check whether the stack is full or not : Indicate stack is not empty EMPTY (- 0 · The top element of the stack can be deleted by performing pop operation only when the stack is not empty. The sequence of microoperations to pop the topmost element is listed below DR (M[SP] : Topmost element of stack is read in DR SP <- SP-1 : stack pointer is decremented If (sp=0) then (Empty(+); check whether the stack is empty 3 To indicate that stack is not full FULL ED Memory stack

stack operation can also be implemented in computer memories. This can be done by assigning few segments of the main memory to store the stack, data and program instructions. . Then the registers such as stack pointer (sp), Array Register (AR) and program counter (pc) will hold the address of topmost eliment of the stack, date and the instructions of the program, respectively. · All these registers are connected to a common bus System An additional Data Register (DR) is also used which help in communicating with the stack. To push new eliment at the top of the stack, the following micro operations are performed. : stack pointer is decremented to point to Spe sp-1 the newly inserted element M[SP] < DR : The eliment present in DR is inserted at top of stack TO POP the topmost element of the stack, the following micro operations are performed. DR < M[sp] : The topmost eliment of stack stored in DR to point to the SPE SPHI : stack pointer is incremented Address next element of the stack. (instructions) 1000 PCPC Data (operands) AR stack 3000 3997 SP 3998 3999 4000 4001 DR

Subject: DECO <u>Class Notes</u> Faculty: A: Lwathi Topic: Reverse polish Notation in stack

Polish Notation:

Generally, the arithmetic expressions are written in infiz notation as, Unit No: Lecture No: Link to Session Planner (SP):S.No...of SP Book Reference: Date Conducted: Page No: [3]

P#Q-R#S In this notation, each operator is placed to between the operands. The drawbacks while using this notation is that, Pt The drawbacks while using this notation is that, Pt requires scarring of expression back and forth in order to find the next operation to be performed. The polish notation is actually the prefix notation and Can be used to overcome the drawback of the infix notation, In this notation the operator is placed before the operands - *PQ *RS.

Reverse polish Notation PD stack

The reverse polish notation in the stack is also known as post-fix expression. Here, we use stack to solve the post-fix expression. • From the post-fix expression, when some operand is found, we push it into the stack, and when some operator is found, we pop 'elements from the stack, and afterthat, the operation is performed in the correct sequence, and the result is also stored in the stack. For example,

Given arithmetic expression is P#Q-R#S. Post-fix notation for this is PQ #RS # -Post-fix notation can be used in place of Enfir notation to overcome its drawback. Advantages of stack organization

- · Complex arithmetic statements may be rapidly calculated.
- · Instruction execution is rapid because operand data is stored in consecutive memory areas
- This instructions are minimal since they don't contain an address field.

Disadvantages of stack organization

- The size of the program increases when we use a stack
- It's in memory, and memory is slower in several ways than Opu registers. It generally has a lesser bandwidth and a longer latency. Memory accesses are more difficult to accelerate.

Subject: DECO <u>Class Notes</u> Faculty: A. Swathi Topic: Addressing Modes Unit No: The Lecture No: Link to Session Planner (SP):s No of SP Book Reference: Date Conducted: Page No: 14

Addressing Modes:

Addressing Modes in computer architecture plays a vital role in enabling efficient and flexible memory access and operand manipulation.

- Addressing modes define the rules and mechanisms by which the processor calculates the effective memory address or operand location for data operations.
- Each addressing mode has its own set of rules and mechanisms, allowing programmers to optimize memory utilization and enhance overall system performance.
- The different ways of specifying the location of an operand in an instruction are called addressing modes. In computer Architecture, the are following types of addressing modes -

1. Implied Addressing Mode 2. Immediate Addressing Mode 3. Direct Addressing Mode

4: Indirect Addressing Mode 5. Register direct Addressing Mode 6. Register Indirect Addressing Mode

7: Relative Addressing Mode 8. Indexed Addressing Mode

9. Base index Addressing Mode

- 10. Auto increment Addressing Mode
- 11. Autodecrement Addressing Mode


Implied Addressing Mode: In this addressing mode, The definition of the instruction itself specify the operands Implicitly . It is also called as implicit addressing mode. · As the operands are directly specified instead of their address. Ex: Inorement Accumulator. The operand is the data present in the accomplator on which the increment operation is performed. Immediate Addressing Mode: In this addressing Mode, The operand is a part of the instruction instead of the contents of a register or memory location. · The operand is specified in the instruction explicitly. opcode Immediate operand Ex: ADD 10 will increment the value stored in Ac by 10. · Immediate Addressing mode has an operand field rather than address field. the data are encoded directly anto the instruction, since immediate operands normally represent constant data. Direct Addressing Mode: In this addressing mode, · The address field of the instruction contains the effective


address of the operand.


and the second sec


Unit No: 111 Lecture No: Subject: DECO **Class Notes** Link to Session Faculty: A'Swath Planner (SP):S.No.... of SP Topic: Addressing modes **Book Reference:** Date Conducted: Page No: 15 • only one reference to memory is required to fetch the operand. • It is also called as absolute addressing mode opcode > operand Memori EX: ADD X will increment the value stored in the Ac (accomutator) by the value stored at memory location X. $Ac \leftarrow Ac + [x]$ Indirect Addressing Mode 8 In this addressing mode, • The address field of the instruction specifies the address of memory location that contains the effective address of the operand · Two references to memory are required to fetch the operand EA opcode A operand will increment memory the value stored in the ADD X EX! accumulator by the value stored at memory location specified ACE ACH [X] by X

Register Direct Addressing mode In this addressing mode, . The operand is contained in a registe set. • The address field of the instruction refers to a cpu register that contains the operand · No reference to memory is required to fetch the operand Poperand opcode R F Registerset EX: ADD R will increment the value stored in the accumulator by the content of register R. $AC \leftarrow AC + [R]$. Not: Register pirect Addressing Mode is similar to Direct addressing mode. The only difference is address field of the instruction refers to a cpu register instead of main memory Register Indirect Addressing Mode -In this addressing mode, • The address field of the instruction refers to a epu register that contains the effective address of the operand. · only one reference to memory is required to fetch the operand.









Assume operand size = 2 bytes Here · After fetching the operand 6B, the instruction register Racto will be automatically incremented by 2. · Then, updated value of PAUto will be 3300+2=3302 · At memory address 3302, the next operand will be found NOTE:) First operand value is fetched 2) Then RAuto value is incremented by step size 'd'. Auto-Decrement Addressing Mode? In this addressing mode, Effective Address of the operand = content of Register - stepsize. · First, the content of the register is decremented by stepsize 'd'. · step size 'd' depends on the size of operand accessed. After decrementing, the operand is read. · only one reference to memory is required to fetch the operand. opcode RAUto 32.98 6E 3302 IF 3300 3302 6C

Registerset Memory Assume operand size = 2 bytes Here, First RANTO Will be decremented by 2. Then, updated value of RANTO Will be 3302-2=3300 At Memory address 3300, the operand will be found.

Data transf Data trans and process and from There are	er Instruct osfer Instruct or register one proce 8 commo	Unit No: III Lecture No: Link to Session Planner (SP): SNo of SP Book Reference: Date Conducted: Page No: 18 ructions transfer the data between memory S, I/o devices and processor registers ssor register to another. only used databasers instructions. represented by a mnemonic symbol.
Instruction Name	symbol vsed	Description
push pop	Carl Sec. S. Sec. S.	It is used to direct a word of data on to the top of a stack. It causes data word to be removed from the top of a stack
Input	ML	data to be loaded from a given source (a) into the memory or registers.
Load	OUT	data to be transmitted from given memo -ry or registers to the destination (I/o port, I/o devices etc.)
Store	LD ST	transfer of data from given memory location to the processor for further computations reverse of load operation i.e data gets stored in memory
Move	Mov	transfer of data from source to destination.
Exchange	хсн	It causes swapping operation i.e the contents of source is copied into the destination and viceversa.

Potto Data Manipulation Instructions:

Data Manipulation Instructions perform operations on data and provide computational capabilities for the computer, • The data manipulation instructions in a typical computerare usually divided into three basic types.

1. Arithmetic instructions

2. Logical and bit manipulation instructions

3. shift instructions

Avithmetic instructions;

As the name suggests arithmetic instructions cause avithmetic operations (add, subtract, division and multiplication etc) to be performed on a given set of data.

Zinstruction	Mhemor Symbo	Description
Name		It adds the values of two operands
Addition	ADD SUB	It subtracts the values of two operands
Multiplication	MUL	It multiplies the two operands
Division	DIV	1 100 Las the top operands by considering
Processing and	C sugar	at divides the two operations of this operation is the quotient.
Increment	JNC	It increments the value of given operand by i'
Decrement	DEC	It decrements the value of given operand by 1.
-Add with carry	ADDC	the addition operations bln two operands and considers even its carry bit.
subtract with	SUBB	the subtraction operation b/n two borrow operands
Negation	NEG	and eonsiders even the borrow bit. It simply changes the sign of agrien operand value.

Logical and Bit Manipulation Instructions

with the late of a practic terms

Logical instructions perform binary operations on strings of bits stored in registers, They are helpful for manipulating individual bits (o))agroup of bits.

Instruction Name	mnemon Symbol	
Logical AND	AND	It performs logical AND operation between the values of two registers.
hogical OR	OR	It performs logical or operation between the values of two registers.
hogical exclusive OR	XOR	It performs logical ex-or operation between the values of two registers.
clear carry	CLRC	It clear or vacant the register man- taining the carry bit.
set carry	SETC	It enables the earry register
Clear	CLR	It empties or vacant the given register
complument	COM	It inverts the bits of a given register
Enable Interrupt		It enables an interrupt
Disable	DI	It disables an internet
Interrupt Complement Carry	COMIC	It complements to inverts the carry bit.

Shift Instruction

shift operations in which the bils of a word are moved to the left or right.

shift instructions may specify either logical shifts arithmetic shifts or rotate type operations.

Single of total	JF - T	ALL THE AND AND ALL AND AL
Instruction Name	Mnemonic Symbol	Description
hogical shiftlef	A CALLARD AND AND AND	shifted to I bit position towards its left excluding the Bign bit.
hogical shift right	SHR	shiftenight to be shifted I bit position Towa- rds its right excluding the sign bit.
Arithmetic shift right	SHRA	instructions to be shifted 1 bit position towards its right including the sign bit. But the sign bit remains unchanged
Avithmetic shift left	SHLA	ng the sign bit. But sign bit remains unchan ged.
Rotale Vight		shifted I bit position towards its right in a circular manner i.e., the last bit of the register forming the 1st bit and rest of bits
Rotate heft	ROL	shifting towards their night by 1 bit position. shifted 1 bit position towards their left in a circular manner.
Rotate right through carry	RORC	same as RoR, except the fact that, it even carry includes the sign bit.
Rotate left Carry through	ROLC	Same as RoL, Except the fact that, it even carry includes the signbit.

CHAPTER FOUR

Register Transfer and Microoperations

IN THIS CHAPTER

- 4-1 Register Transfer Language
- 4-2 Register Transfer
- 4-3 Bus and Memory Transfers
- 4-4 Arithmetic Microoperations
- 4-5 Logic Microoperations
- 4-6 Shift Microoperations
- 4-7 Arithmetic Logic Shift Unit

4-1 Register Transfer Language

A digital system is an interconnection of digital hardware modules that accomplish a specific information-processing task. Digital systems vary in size and complexity from a few integrated circuits to a complex of interconnected and interacting digital computers. Digital system design invariably uses a modular approach. The modules are constructed from such digital components as registers, decoders, arithmetic elements, and control logic. The various modules are interconnected with common data and control paths to form a digital computer system.

microoperation

Digital modules are best defined by the registers they contain and the operations that are performed on the data stored in them. The operations executed on data stored in registers are called microoperations. A microoper ation is an elementary operation performed on the information stored in one or more registers. The result of the operation may replace the previous binary information of a register or may be transferred to another register. Examples of microoperations are shift, count, clear, and load. Some of the digital components introduced in Chap. 2 are registers that implement microoperations. For example, a counter with parallel load is capable of performing the micro

operations increment and load. A bidirectional shift register is capable of performing the shift right and shift left microoperations.

The internal hardware organization of a digital computer is best defined by specifying:

- 1. The set of registers it contains and their function.
- The sequence of microoperations performed on the binary information stored in the registers.
- 3. The control that initiates the sequence of microoperations.

It is possible to specify the sequence of microoperations in a computer by explaining every operation in words, but this procedure usually involves a lengthy descriptive explanation. It is more convenient to adopt a suitable symbology to describe the sequence of transfers between registers and the various arithmetic and logic microoperations associated with the transfers. The use of symbols instead of a narrative explanation provides an organized and concise manner for listing the microoperation sequences in registers and the control functions that initiate them.

The symbolic notation used to describe the microoperation transfers among registers is called a register transfer language. The term "register transfer" implies the availability of hardware logic circuits that can perform a stated microoperation and transfer the result of the operation to the same or another register. The word "language" is borrowed from programmers, who apply this term to programming languages. A programming language is a procedure for writing symbols to specify a given computational process. Similarly, a natural language such as English is a system for writing symbols and combining them into words and sentences for the purpose of communication between people. A register transfer language is a system for expressing in symbolic form the microoperation sequences among the registers of a digital module. It is a convenient tool for describing the internal organization of digital computers in concise and precise manner. It can also be used to facilitate the design process of digital systems.

The register transfer language adopted here is believed to be as simple as possible, so it should not take very long to memorize. We will proceed to define symbols for various types of microoperations, and at the same time, describe associated hardware that can implement the stated microoperations. The symbolic designation introduced in this chapter will be utilized in subsequent chapters to specify the register transfers, the microoperations, and the control functions that describe the internal hardware organization of digital computers. Other symbology in use can easily be learned once this language has become familiar, for most of the differences between register transfer languages consist of variations in detail rather than in overall purpose.

register transfer language

4-2 Register Transfer

registers

Computer registers are designated by capital letters (sometimes followed by numerals) to denote the function of the register. For example, the register that holds an address for the memory unit is usually called a memory address register and is designated by the name MAR. Other designations for registers are PC (for program counter), IR (for instruction register, and R1 (for processor register). The individual flip-flops in an n-bit register are numbered in sequence from 0 through n - 1, starting from 0 in the rightmost position and increasing the numbers toward the left. Figure 4-1 shows the representation of registers in block diagram form. The most common way to represent a register is by a rectangular box with the name of the register inside, as in Fig. 4-1(a). The individual bits can be distinguished as in (b). The numbering of bits in a 16-bit register can be marked on top of the box as shown in (c). A 16-bit register is partitioned into two parts in (d). Bits 0 through 7 are assigned the symbol L (for low byte) and bits 8 through 15 are assigned the symbol H (for high byte). The name of the 16-bit register is PC. The symbol PC(0-7) or PC(L) refers to the low-order byte and PC(8-15) or PC(H) to the high-order byte.

register transfer

Information transfer from one register to another is designated in symbolic form by means of a replacement operator. The statement

denotes a transfer of the content of register R1 into register R2. It designates a replacement of the content of R2 by the content of R1. By definition, the content of the source register R1 does not change after the transfer.

A statement that specifies a register transfer implies that circuits are available from the outputs of the source register to the inputs of the destination register and that the destination register has a parallel load capability. Nor-




Figure 4-1 Block diagram of register.

control function

mally, we want the transfer to occur only under a predetermined control condition. This can be shown by means of an *if-then* statement.


If
$$(P = 1)$$
 then $(R2 \leftarrow R1)$

where P is a control signal generated in the control section. It is sometimes convenient to separate the control variables from the register transfer operation by specifying a *control function*. A control function is a Boolean variable that is equal to 1 or 0. The control function is included in the statement as follows:

The control condition is terminated with a colon. It symbolizes the requirement that the transfer operation be executed by the hardware only if P = 1.

Every statement written in a register transfer notation implies a hardware construction for implementing the transfer. Figure 4-2 shows the block diagram that depicts the transfer from R1 to R2. The *n* outputs of register R1 are connected to the *n* inputs of register R2. The letter *n* will be used to indicate any number of bits for the register. It will be replaced by an actual number when the length of the register is known. Register R2 has a load input that is activated by the control variable *P*. It is assumed that the control variable is synchronized with the same clock as the one applied to the register. As shown





(b) Timing diagram

in the timing diagram, P is activated in the control section by the rising edge of a clock pulse at time t. The next positive transition of the clock at time t + 1 finds the load input active and the data inputs of R2 are then loaded into the register in parallel. P may go back to 0 at time t + 1; otherwise, the transfer will occur with every clock pulse transition while P remains active.

Note that the clock is not included as a variable in the register transfer statements. It is assumed that all transfers occur during a clock edge transition. Even though the control condition such as P becomes active just after time t, the actual transfer does not occur until the register is triggered by the next positive transition of the clock at time t + 1.

The basic symbols of the register transfer notation are listed in Table 4-1. Registers are denoted by capital letters, and numerals may follow the letters. Parentheses are used to denote a part of a register by specifying the range of bits or by giving a symbol name to a portion of a register. The arrow denotes a transfer of information and the direction of transfer. A comma is used to separate two or more operations that are executed at the same time. The statement

T:
$$R2 \leftarrow R1$$
, $R1 \leftarrow R2$

denotes an operation that exchanges the contents of two registers during one common clock pulse provided that T = 1. This simultaneous operation is possible with registers that have edge-triggered flip-flops.

Symbol	Description	Examples MAR, R2	
Letters (and numerals)	Denotes a register		
Parentheses ()	Denotes a part of a register	R2(0–7), R2(L)	
Arrow ←	Denotes transfer of information	$R2 \leftarrow R1$	
Comma,	Separates two microoperations	$R2 \leftarrow R1, R1 \leftarrow R2$	

TABLE 4-1 Basic Symbols for Register Transfers


4-3 Bus and Memory Transfers


A typical digital computer has many registers, and paths must be provided to transfer information from one register to another. The number of wires will be excessive if separate lines are used between each register and all other registers in the system. A more efficient scheme for transferring information between registers in a multiple-register configuration is a common bus system. A bus structure consists of a set of common lines, one for each bit of a register, through which binary information is transferred one at a time. Control signals

common bus

determine which register is selected by the bus during each particular register transfer.

One way of constructing a common bus system is with multiplexers. The multiplexers select the source register whose binary information is then placed on the bus. The construction of a bus system for four registers is shown in Fig. 4-3. Each register has four bits, numbered 0 through 3. The bus consists of four 4×1 multiplexers each having four data inputs, 0 through 3, and two selection inputs, S_1 and S_0 . In order not to complicate the diagram with 16 lines crossing each other, we use labels to show the connections from the outputs of the registers to the inputs of the multiplexers. For example, output 1 of register A is connected to input 0 of MUX 1 because this input is labeled A₁. The diagram shows that the bits in the same significant position in each register are connected to the data inputs of one multiplexer to form one line of the bus. Thus MUX 0 multiplexes the four 0 bits of the registers, MUX 1 multiplexes the four 1 bits of the registers, and similarly for the other two bits.





bus selection

The two selection lines S_1 and S_0 are connected to the selection inputs of all four multiplexers. The selection lines choose the four bits of one register and transfer them into the four-line common bus. When $S_1S_0 = 00$, the 0 data inputs of all four multiplexers are selected and applied to the outputs that form the bus. This causes the bus lines to receive the content of register A since the outputs of this register are connected to the 0 data inputs of the multiplexers. Similarly, register B is selected if $S_1S_0 = 01$, and so on. Table 4-2 shows the register that is selected by the bus for each of the four possible binary value of the selection lines.

<i>S</i> ₁	S ₀	Register selected
0	0	Α
0	1	В
1	0	С
1	1	D

TABLE 4-2 Function Table for Bus of Fig. 4-3

In general, a bus system will multiplex k registers of n bits each to produce an n-line common bus. The number of multiplexers needed to construct the bus is equal to n, the number of bits in each register. The size of each multiplexer must be $k \times 1$ since it multiplexes k data lines. For example, a common bus for eight registers of 16 bits each requires 16 multiplexers, one for each line in the bus. Each multiplexer must have eight data input lines and three selection lines to multiplex one significant bit in the eight registers.

The transfer of information from a bus into one of many destination registers can be accomplished by connecting the bus lines to the inputs of all destination registers and activating the load control of the particular destination register selected. The symbolic statement for a bus transfer may mention the bus or its presence may be implied in the statement. When the bus is includes in the statement, the register transfer is symbolized as follows:

$$BUS \leftarrow C, \quad R1 \leftarrow BUS$$

The content of register C is placed on the bus, and the content of the bus is loaded into register R1 by activating its load control input. If the bus is known to exist in the system, it may be convenient just to show the direct transfer.

$$R1 \leftarrow C$$

From this statement the designer knows which control signals must be activated to produce the transfer through the bus.

Three-State Bus Buffers

three-state gate

high-impedance

buffer

bus system

A bus system can be constructed with three-state gates instead of multiplexers. A three-state gate is a digital circuit that exhibits three states. Two of the states are signals equivalent to logic 1 and 0 as in a conventional gate. The third state is a *high-impedance state*. The high-impedance state behaves like an open circuit, which means that the output is disconnected and does not have a logic significance. Three-state gates may perform any conventional logic, such as AND or NAND. However, the one most commonly used in the design of a bus system is the buffer gate.


The graphic symbol of a three-state buffer gate is shown in Fig. 4-4. It is distinguished from a normal buffer by having both a normal input and a control input. The control input determines the output state. When the control input is equal to 1, the output is enabled and the gate behaves like any conventional buffer, with the output equal to the normal input. When the control input is 0, the output is disabled and the gate goes to a high-impedance state, regardless of the value in the normal input. The high-impedance state of a three-state gate provides a special feature not available in other gates. Because of this feature, a large number of three-state gate outputs can be connected with wires to form a common bus line without endangering loading effects.

The construction of a bus system with three-state buffers is demonstrated in Fig. 4-5. The outputs of four buffers are connected together to form a single bus line. (It must be realized that this type of connection cannot be done with gates that do not have three-state outputs.) The control inputs to the buffers determine which of the four normal inputs will communicate with the bus line. No more than one buffer may be in the active state at any given time. The connected buffers must be controlled so that only one three-state buffer has access to the bus line while all other buffers are maintained in a highimpedance state.

One way to ensure that no more than one control input is active at any given time is to use a decoder, as shown in the diagram. When the enable input of the decoder is 0, all of its four outputs are 0, and the bus line is in a high-impedance state because all four buffers are disabled. When the enable input is active, one of the three-state buffers will be active, depending on the binary value in the select inputs of the decoder. Careful investigation will reveal that Fig. 4-5 is another way of constructing a 4×1 multiplexer since the circuit can replace the multiplexer in Fig. 4-3.

To construct a common bus for four registers of n bits each using three-








Figure 4-5 Bus line with three state-buffers.

state buffers, we need n circuits with four buffers in each as shown in Fig. 4-5. Each group of four buffers receives one significant bit from the four registers. Each common output produces one of the lines for the common bus for a total of n lines. Only one decoder is necessary to select between the four registers.

Memory Transfer

The operation of a memory unit was described in Sec. 2-7. The transfer of information from a memory word to the outside environment is called a *read* operation. The transfer of new information to be stored into the memory is called a *write* operation. A memory word will be symbolized by the letter *M*. The particular memory word among the many available is selected by the memory address during the transfer. It is necessary to specify the address of *M* when writing memory transfer operations. This will be done by enclosing the address in square brackets following the letter *M*.

Consider a memory unit that receives the address from a register, called the address register, symbolized by AR. The data are transferred to another register, called the data register, symbolized by DR. The read operation can be stated as follows:

Read: $DR \leftarrow M[AR]$

This causes a transfer of information into DR from the memory word M selected by the address in AR.

The write operation transfers the content of a data register to a memory word *M* selected by the address. Assume that the input data are in register *R*1

memory read

memory write

$$R3 \leftarrow R1 + \overline{R2} + 1$$

 $\overline{R2}$ is the symbol for the 1's complement of R2. Adding 1 to the 1's complement produces the 2's complement. Adding the contents of R1 to the 2's complement of R2 is equivalent to R1 – R2.

Symbolic designation	Description	
$R3 \leftarrow R1 + R2$	Contents of R1 plus R2 transferred to R3	
$R3 \leftarrow R1 - R2$	Contents of R1 minus R2 transferred to R3	
$R2 \leftarrow \overline{R2}$	Complement the contents of R2 (1's complement)	
$R2 \leftarrow \overline{R2} + 1$	2's complement the contents of R2 (negate)	
$R3 \leftarrow R1 + \overline{R2} + 1$	R1 plus the 2's complement of R2 (subtraction)	
$R1 \leftarrow R1 + 1$	Increment the contents of R1 by one	
$R1 \leftarrow R1 - 1$	Decrement the contents of R1 by one	

TABLE 4-3 Arithmetic Microoperations

The increment and decrement microoperations are symbolized by plusone and minus-one operations, respectively. These microoperations are implemented with a combinational circuit or with a binary up-down counter.

The arithmetic operations of multiply and divide are not listed in Table 4-3. These two operations are valid arithmetic operations but are not included in the basic set of microoperations. The only place where these operations can be considered as microoperations is in a digital system, where they are implemented by means of a combinational circuit. In such a case, the signals that perform these operations propagate through gates, and the result of the operation can be transferred into a destination register by a clock pulse as soon as the output signal propagates through the combinational circuit. In most computers, the multiplication operation is implemented with a sequence of add and shift microoperations. Division is implemented with a sequence of subtract and shift microoperations. To specify the hardware in such a case requires a list of statements that use the basic microoperations of add, subtract, and shift (see Chapter 10).

Binary Adder

To implement the add microoperation with hardware, we need the registers that hold the data and the digital component that performs the arithmetic addition. The digital circuit that forms the arithmetic sum of two bits and a previous carry is called a full-adder (see Fig. 1-17). The digital circuit that generates the arithmetic sum of two binary numbers of any length is called a binary adder. The binary adder is constructed with full-adder circuits con-

binary adder




Figure 4-6 4-bit binary adder.

nected in cascade, with the output carry from one full-adder connected to the input carry of the next full-adder. Figure 4-6 shows the interconnections of four full-adders (FA) to provide a 4-bit binary adder. The augend bits of A and the addend bits of B are designated by subscript numbers from right to left, with subscript 0 denoting the low-order bit. The carries are connected in a chain through the full-adders. The input carry to the binary adder is C_0 and the output carry is C_4 . The S outputs of the full-adders generate the required sum bits.

An *n*-bit binary adder requires *n* full-adders. The output carry from each full-adder is connected to the input carry of the next-high-order full-adder. The *n* data bits for the *A* inputs come from one register (such as R1), and the *n* data bits for the *B* inputs come from another register (such as R2). The sum can be transferred to a third register or to one of the source registers (R1 or R2), replacing its previous content.

Binary Adder-Subtractor

The subtraction of binary numbers can be done most conveniently by means of complements as discussed in Sec. 3-2. Remember that the subtraction A - B can be done by taking the 2's complement of B and adding it to A. The 2's complement can be obtained by taking the 1's complement and adding one to the least significant pair of bits. The 1's complement can be implemented with inverters and a one can be added to the sum through the input carry.

adder-subtractor

The addition and subtraction operations can be combined into one common circuit by including an exclusive-OR gate with each full-adder. A 4-bit adder-subtractor circuit is shown in Fig. 4-7. The mode input M controls the operation. When M = 0 the circuit is an adder and when M = 1 the circuit becomes a subtractor. Each exclusive-OR gate receives input M and one of the inputs of B. When M = 0, we have $B \oplus 0 = B$. The full-adders receive the value of B, the input carry is 0, and the circuit performs A plus B. When M = 1, we have $B \oplus 1 = B'$ and $C_0 = 1$. The B inputs are all complemented and a 1 is added through the input carry. The circuit performs the operation A plus the

full-adder




Figure 4-7 4-bit adder-subtractor.

2's complement of *B*. For unsigned numbers, this gives A - B if $A \ge B$ or the 2's complement of (B - A) if A < B. For signed numbers, the result is A - B provided that there is no overflow.

Binary Incrementer

The increment microoperation adds one to a number in a register. For example, if a 4-bit register has a binary value 0110, it will go to 0111 after it is incremented. This microoperation is easily implemented with a binary counter (see Fig. 2-10). Every time the count enable is active, the clock pulse transition increments the content of the register by one. There may be occasions when the increment microoperation must be done with a combinational circuit independent of a particular register. This can be accomplished by means of half-adders (see Fig. 1-16) connected in cascade.

Fig. 1-16) connected in cascade. The diagram of a 4-bit combinational circuit incrementer is shown in Fig. 4-8. One of the inputs to the least significant half-adder (HA) is connected to logic-1 and the other input is connected to the least significant bit of the number to be incremented. The output carry from one half-adder is connected to one of the inputs of the next-higher-order half-adder. The circuit receives the four bits from A_0 through A_3 , adds one to it, and generates the incremented output in S_0 through S_3 . The output carry C_4 will be 1 only after incrementing binary 1111. This also causes outputs S_0 through S_3 to go to 0.

The circuit of Fig. 4-8 can be extended to an n-bit binary incrementer by extending the diagram to include n half-adders. The least significant bit must have one input connected to logic-1. The other inputs receive the number to be incremented or the carry from the previous stage.

incrementer




Figure 4-8 4-bit binary incrementer.

Arithmetic Circuit

The arithmetic microoperations listed in Table 4-3 can be implemented in one composite arithmetic circuit. The basic component of an arithmetic circuit is the parallel adder. By controlling the data inputs to the adder, it is possible to obtain different types of arithmetic operations.

The diagram of a 4-bit arithmetic circuit is shown in Fig. 4-9. It has four full-adder circuits that constitute the 4-bit adder and four multiplexers for choosing different operations. There are two 4-bit inputs *A* and *B* and a 4-bit output *D*. The four inputs from *A* go directly to the *X* inputs of the binary adder. Each of the four inputs from *B* are connected to the data inputs of the multiplexers. The multiplexers data inputs also receive the complement of *B*. The other two data inputs are connected to logic-0 and logic-1. Logic-0 is a fixed voltage value (0 volts for TTL integrated circuits) and the logic-1 signal can be generated through an inverter whose input is 0. The four multiplexers are controlled by two selection inputs, S_1 and S_0 . The input carry C_{in} goes to the carry input of the FA in the least significant position. The other carries are connected from one stage to the next.

The output of the binary adder is calculated from the following arithmetic sum:

$$D = A + Y + C_{\rm in}$$

where A is the 4-bit binary number at the X inputs and Y is the 4-bit binary number at the Y inputs of the binary adder. C_{in} is the input carry, which can be equal to 0 or 1. Note that the symbol + in the equation above denotes an arithmetic plus. By controlling the value of Y with the two selection inputs S₁ and S₀ and making C_{in} equal to 0 or 1, it is possible to generate the eight arithmetic microoperations listed in Table 4-4.

arithmetic circuit

input carry




Figure 4-9 4-bit arithmetic circuit.

Select			Tanut	Output	
<i>S</i> ₁	S ₀	Cin	Input Y	$\begin{array}{l} \text{Output} \\ D = A + Y + C_{\text{in}} \end{array}$	Microoperation
0	0	0	В	D = A + B	Add
0	0	1	В	D = A + B + 1	Add with carry
0	1	0	\overline{B}	$D = A + \overline{B}$	Subtract with borrow
0	1	1	\overline{B}	$D = A + \overline{B} + 1$	Subtract
1	0	0	0	D = A	Transfer A
1	0	1	0	D = A + 1	Increment A
1	1	0	1	D = A - 1	Decrement A
1	1	1	1	D = A	Transfer A

TABLE 4-4 Arithmetic Circuit Function Table

When $S_1S_0 = 00$, the value of B is applied to the Y inputs of the adder. If $C_{in} = 0$, the output D = A + B. If $C_{in} = 1$, output D = A + B + 1. Both cases addition perform the add microoperation with or without adding the input carry. When $S_1S_0 = 01$, the complement of B is applied to the Y inputs of the adder. If $C_{in} = 1$, then $D = A + \overline{B} + 1$. This produces A plus the 2's complement of B, which is equivalent to a subtraction of A - B. When $C_{in} = 0$, then subtraction $D = A + \overline{B}$. This is equivalent to a subtract with borrow, that is, A - B - 1. When $S_1S_0 = 10$, the inputs from B are neglected, and instead, all 0's are inserted into the Y inputs. The output becomes $D = A + 0 + C_{in}$. This gives D = A when $C_{in} = 0$ and D = A + 1 when $C_{in} = 1$. In the first case we have a direct transfer from input A to output D. In the second case, the value of A is incremented by 1. increment When $S_1S_0 = 11$, all 1's are inserted into the Y inputs of the adder to produce the decrement operation D = A - 1 when $C_{in} = 0$. This is because a decrement number with all 1's is equal to the 2's complement of 1 (the 2's complement of binary 0001 is 1111). Adding a number A to the 2's complement of 1 produces F = A + 2's complement of 1 = A - 1. When $C_{in} = 1$, then D = A - 1 + 1 = 1A, which causes a direct transfer from input A to output D. Note that the microoperation D = A is generated twice, so there are only seven distinct microoperations in the arithmetic circuit.

4-5 Logic Microoperations

Logic microoperations specify binary operations for strings of bits stored in registers. These operations consider each bit of the register separately and treat them as binary variables. For example, the exclusive-OR microoperation with the contents of two registers R1 and R2 is symbolized by the statement

$$P: R1 \leftarrow R1 \oplus R2$$

It specifies a logic microoperation to be executed on the individual bits of the registers provided that the control variable P = 1. As a numerical example, assume that each register has four bits. Let the content of R1 be 1010 and the content of R2 be 1100. The exclusive-OR microoperation stated above symbolizes the following logic computation:

1010	Content of R1
1100	Content of R2
0110	Content of R1 after $P = 1$

The content of R1, after the execution of the microoperation, is equal to the bit-by-bit exclusive-OR operation on pairs of bits in R2 and previous values of R1. The logic microoperations are seldom used in scientific computations, but they are very useful for bit manipulation of binary data and for making logical decisions.

special symbols

Special symbols will be adopted for the logic microoperations OR, AND, and complement, to distinguish them from the corresponding symbols used to express Boolean functions. The symbol \lor will be used to denote an OR microoperation and the symbol \land to denote an AND microoperation. The complement microoperation is the same as the 1's complement and uses a bar on top of the symbol that denotes the register name. By using different symbols, it will be possible to differentiate between a logic microoperation and a control (or Boolean) function. Another reason for adopting two sets of symbols is to be able to distinguish the symbol + , when used to symbolize an arithmetic plus, from a logic OR operation. Although the + symbol has two meanings, it will be possible to distinguish between them by noting where the symbol occurs. When the symbol + occurs in a microoperation, it will denote an arithmetic plus. When it occurs in a control (or Boolean) function, it will denote an OR operation. We will never use it to symbolize an OR microoperation.

P + Q: $R1 \leftarrow R2 + R3$, $R4 \leftarrow R5 \lor R6$

the + between P and Q is an OR operation between two binary variables of a control function. The + between R2 and R3 specifies an add microoperation. The OR microoperation is designated by the symbol \lor between registers R5 and R6.

List of Logic Microoperations

There are 16 different logic operations that can be performed with two binary variables. They can be determined from all possible truth tables obtained with two binary variables as shown in Table 4-5. In this table, each of the 16 columns F_0 through F_{15} represents a truth table of one possible Boolean function for the

x	у	F ₀	F_1	F_2	F_3	F ₄	F5	F_6	F ₇	F ₈	F,	<i>F</i> ₁₀	F ₁₁	<i>F</i> ₁₂	<i>F</i> ₁₃	<i>F</i> ₁₄	F15
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	1 0 1 0	1	0	1	0	1

TABLE 4-5 Truth Tables for 16 Functions of Two Variables

two variables x and y. Note that the functions are determined from the 16 binary combinations that can be assigned to F.

The 16 Boolean functions of two variables x and y are expressed in algebraic form in the first column of Table 4-6. The 16 logic microoperations are derived from these functions by replacing variable x by the binary content of register A and variable y by the binary content of register B. It is important to realize that the Boolean functions listed in the first column of Table 4-6 represent a relationship between two binary variables x and y. The logic microoperations listed in the second column represent a relationship between the binary content of two registers A and B. Each bit of the register is treated as a binary variable and the microoperation is performed on the string of bits stored in the registers.

Boolean function	Microoperation	Name
$F_0 = 0$	<i>F</i> ← 0	Clear
$F_1 = xy$	$F \leftarrow A \land B$	AND
$F_2 = xy'$	$F \leftarrow A \land \overline{B}$	
$F_3 = x$	$F \leftarrow A$	Transfer A
$F_4 = x'y$	$F \leftarrow \overline{A} \land B$	
$F_5 = y$	$F \leftarrow B$	Transfer B
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	Exclusive-OR
$F_7 = x + y$	$F \leftarrow A \lor B$	OR
$F_8 = (x + y)'$	$F \leftarrow \overline{A \lor B}$	NOR
$F_9 = (x \oplus y)'$	$F \leftarrow \overline{A \oplus B}$	Exclusive-NOR
$F_{10} = y'$	$F \leftarrow \overline{B}$	Complement B
$F_{11} = x + y'$	$F \leftarrow A \lor \overline{B}$	
$F_{12} = x'$	$F \leftarrow \overline{A}$	Complement A
$F_{13} = x' + y$	$F \leftarrow \overline{A} \lor B$	
$F_{14} = (xy)'$	$F \leftarrow \overline{A \land B}$	NAND
$F_{15} = 1$	$F \leftarrow all 1's$	Set to all 1's

TABLE 4-6 Sixteen Logic Microoperations

Hardware Implementation

The hardware implementation of logic microoperations requires that logic gates be inserted for each bit or pair of bits in the registers to perform the required logic function. Although there are 16 logic microoperations, most computers use only four—AND, OR, XOR (exclusive-OR), and complement—from which all others can be derived.

Figure 4-10 shows one stage of a circuit that generates the four basic logic microoperations. It consists of four gates and a multiplexer. Each of the four logic operations is generated through a gate that performs the required logic. The outputs of the gates are applied to the data inputs of the multiplexer. The two selection inputs S_1 and S_0 choose one of the data inputs of the multiplexer and direct its value to the output. The diagram shows one typical stage with subscript *i*. For a logic circuit with *n* bits, the diagram must be repeated *n* times for i = 0, 1, 2, ..., n - 1. The selection variables are applied to all stages. The function table in Fig. 4-10(b) lists the logic microoperations obtained for each combination of the selection variables.

Some Applications

Logic microoperations are very useful for manipulating individual bits or a portion of a word stored in a register. They can be used to change bit values, delete a group of bits, or insert new bit values into a register. The following examples show how the bits of one register (designated by *A*) are manipulated




Figure 4-10 One stage of logic circuit.

logic circuit

by logic microoperations as a function of the bits of another register (designated by B). In a typical application, register A is a processor register and the bits of register B constitute a logic operand extracted from memory and placed in register B.

selective-set

The *selective-set* operation sets to 1 the bits in register A where there are corresponding 1's in register B. It does not affect bit positions that have 0's in B. The following numerical example clarifies this operation:

1010	A before
<u>1100</u>	B (logic operand)
1110	A after

The two leftmost bits of *B* are 1's, so the corresponding bits of *A* are set to 1. One of these two bits was already set and the other has been changed from 0 to 1. The two bits of *A* with corresponding 0's in *B* remain unchanged. The example above serves as a truth table since it has all four possible combinations of two binary variables. From the truth table we note that the bits of *A* after the operation are obtained from the logic-OR operation of bits in *B* and previous values of *A*. Therefore, the OR microoperation can be used to selectively set bits of a register.

selective-complement

The *selective-complement* operation complements bits in A where there are corresponding 1's in B. It does not affect bit positions that have 0's in B. For example:

1010	A before
1100	B (logic operand)
0110	A after

Again the two leftmost bits of B are 1's, so the corresponding bits of A are complemented. This example again can serve as a truth table from which one can deduce that the selective-complement operation is just an exclusive-OR microoperation. Therefore, the exclusive-OR microoperation can be used to selectively complement bits of a register.

The *selective-clear* operation clears to 0 the bits in *A* only where there are corresponding 1's in *B*. For example:

1010	A before
1100	B (logic operand)
$\overline{0010}$	A after

Again the two leftmost bits of B are 1's, so the corresponding bits of A are cleared to 0. One can deduce that the Boolean operation performed on the individual bits is AB'. The corresponding logic microoperation is

$$A \leftarrow A \land \overline{B}$$

selective-clear

The mask operation is similar to the selective-clear operation except that the bits of A are cleared only where there are corresponding 0's in B. The mask operation is an AND micro operation as seen from the following numerical example:

1010	A before
1100	B (logic operand)
1000	A after masking

The two rightmost bits of A are cleared because the corresponding bits of B are 0's. The two leftmost bits are left unchanged because the corresponding bits of B are 1's. The mask operation is more convenient to use than the selectiveclear operation because most computers provide an AND instruction, and few provide an instruction that executes the microoperation for selective-clear.

The *insert* operation inserts a new value into a group of bits. This is done by first masking the bits and then ORing them with the required value. For example, suppose that an A register contains eight bits, 0110 1010. To replace the four leftmost bits by the value 1001 we first mask the four unwanted bits:

0110 1010	A before
0000 1111	B (mask)
0000 1010	A after masking

and then insert the new value:

0000	1010	A before
1001	0000	B (insert)
1001	1010	A after insertion

The mask operation is an AND microoperation and the insert operation is an OR microoperation.

The *clear* operation compares the words in A and B and produces an all 0's result if the two numbers are equal. This operation is achieved by an exclusive-OR microoperation as shown by the following example:

1010	Α
1010	В
0000	$A \leftarrow A \oplus B$

When *A* and *B* are equal, the two corresponding bits are either both 0 or both 1. In either case the exclusive-OR operation produces a 0. The all-0's result is then checked to determine if the two numbers were equal.

4-6 Shift Microoperations

Shift microoperations are used for serial transfer of data. They are also used in conjunction with arithmetic, logic, and other data-processing operations. The contents of a register can be shifted to the left or the right. At the same time that the bits are shifted, the first flip-flop receives its binary information from the serial input. During a shift-left operation the serial input transfers a bit into the rightmost position. During a shift-right operation the serial input transfers a bit into the leftmost position. The information transferred through the serial input determines the type of shift. There are three types of shifts: logical, circular, and arithmetic.

A *logical* shift is one that transfers 0 through the serial input. We will adopt the symbols *shl* and *shr* for logical shift-left and shift-right microoperations. For example:

 $R1 \leftarrow shl R1$ $R2 \leftarrow shr R2$

are two microoperations that specify a 1-bit shift to the left of the content of register R1 and a 1-bit shift to the right of the content of register R2. The register symbol must be the same on both sides of the arrow. The bit transferred to the end position through the serial input is assumed to be 0 during a logical shift.

The *circular* shift (also known as a *rotate* operation) circulates the bits of the register around the two ends without loss of information. This is accomplished by connecting the serial output of the shift register to its serial input. We will use the symbols *cil* and *cir* for the circular shift left and right, respectively. The symbolic notation for the shift microoperations is shown in Table 4-7.

Symbolic designation	Description
R ← shl R	Shift-left register R
$R \leftarrow \text{shr } R$	Shift-right register R
$R \leftarrow \text{cil } R$	Circular shift-left register R
$R \leftarrow \operatorname{cir} R$	Circular shift-right register A
$R \leftarrow ashl R$	Arithmetic shift-left R
$R \leftarrow a shr R$	Arithmetic shift-right R

TABLE 4-7 Shift Microoperations

arithmetic shift

An *arithmetic* shift is a microoperation that shifts a signed binary number to the left or right. An arithmetic shift-left multiplies a signed binary number by 2. An arithmetic shift-right divides the number by 2. Arithmetic shifts must leave the sign bit unchanged because the sign of the number remains the same

logical shift

circular shift



Figure 4-11 Arithmetic shift right.

when it is multiplied or divided by 2. The leftmost bit in a register holds the sign bit, and the remaining bits hold the number. The sign bit is 0 for positive and 1 for negative. Negative numbers are in 2's complement form. Figure 4-11 shows a typical register of *n* bits. Bit R_{n-1} in the leftmost position holds the sign bit. R_{n-2} is the most significant bit of the number and R_0 is the least significant bit. The arithmetic shift-right leaves the sign bit unchanged and shifts the number (including the sign bit) to the right. Thus R_{n-1} remains the same, R_{n-2} receives the bit from R_{n-1} , and so on for the other bits in the register. The bit in R_0 is lost.

The arithmetic shift-left inserts a 0 into R_0 , and shifts all other bits to the left. The initial bit of R_{n-1} is lost and replaced by the bit from R_{n-2} . A sign reversal occurs if the bit in R_{n-1} changes in value after the shift. This happens if the multiplication by 2 causes an overflow. An overflow occurs after an arithmetic shift left if initially, before the shift, R_{n-1} is not equal to R_{n-2} . An overflow flip-flop V_s can be used to detect an arithmetic shift-left overflow.

$$V_s = R_{n-1} \oplus R_{n-2}$$

If $V_s = 0$, there is no overflow, but if $V_s = 1$, there is an overflow and a sign reversal after the shift. V_s must be transferred into the overflow flip-flop with the same clock pulse that shifts the register.

Hardware Implementation

A possible choice for a shift unit would be a bidirectional shift register with parallel load (see Fig. 2-9). Information can be transferred to the register in parallel and then shifted to the right or left. In this type of configuration, a clock pulse is needed for loading the data into the register, and another pulse is needed to initiate the shift. In a processor unit with many registers it is more efficient to implement the shift operation with a combinational circuit. In this way the content of a register that has to be shifted is first placed onto a common bus whose output is connected to the register. This requires only one clock pulse is for loading the shifted value into the register.

shifter

A combinational circuit shifter can be constructed with multiplexers as shown in Fig. 4-12. The 4-bit shifter has four data inputs, A_0 through A_3 , and four data outputs, H_0 through H_3 . There are two serial inputs, one for shift left




Figure 4-12 4-bit combinational circuit shifter.

 (I_L) and the other for shift right (I_L) . When the selection input S = 0, the input data are shifted right (down in the diagram). When S = 1, the input data are shifted left (up in the diagram). The function table in Fig. 4-12 shows which input goes to each output after the shift. A shifter with *n* data inputs and outputs requires *n* multiplexers. The two serial inputs can be controlled by another multiplexer to provide the three possible types of shifts.

4-7 Arithmetic Logic Shift Unit

Instead of having individual registers performing the microoperations directly, computer systems employ a number of storage registers connected to a common operational unit called an arithmetic logic unit, abbreviated ALU. To perform a microoperation, the contents of specified registers are placed in the inputs of the common ALU. The ALU performs an operation and the result of the operation is then transferred to a destination register. The ALU is a combinational circuit so that the entire register transfer operation from the source registers through the ALU and into the destination register can be performed during one clock pulse period. The shift microoperations are often performed in a separate unit, but sometimes the shift unit is made part of the overall ALU.

The arithmetic, logic, and shift circuits introduced in previous sections can be combined into one ALU with common selection variables. One stage of an arithmetic logic shift unit is shown in Fig. 4-13. The subscript *i* designates a typical stage. Inputs A_i and B_i are applied to both the arithmetic and logic




Figure 4-13 One stage of arithmetic logic shift unit.

units. A particular microoperation is selected with inputs S_1 and S_0 . A 4×1 multiplexer at the output chooses between an arithmetic output in E_i and a logic output in H_i . The data in the multiplexer are selected with inputs S_3 and S_2 . The other two data inputs to the multiplexer receive inputs A_{i-1} for the shift-right operation and A_{i+1} for the shift-left operation. Note that the diagram shows just one typical stage. The circuit of Fig. 4-13 must be repeated *n* times for an *n*-bit ALU. The output carry C_{i+1} of a given arithmetic stage must be connected to the input carry C_{in} , which provides a selection variable for the arithmetic operations.

The circuit whose one stage is specified in Fig. 4-13 provides eight arithmetic operation, four logic operations, and two shift operations. Each operation is selected with the five variables S_3 , S_2 , S_1 , S_0 , and C_{in} . The input carry C_{in} is used for selecting an arithmetic operation only.

Table 4-8 lists the 14 operations of the ALU. The first eight are arithmetic operations (see Table 4-4) and are selected with $S_3S_2 = 00$. The next four are logic operations (see Fig. 4-10) and are selected with $S_3S_2 = 01$. The input carry has no effect during the logic operations and is marked with don't-care ×'s. The last two operations are shift operations and are selected with $S_3S_2 = 10$ and 11. The other three selection inputs have no effect on the shift.

	Ope	ration	select					
S3	S2	<i>S</i> 1	S ₀	C_{in}	Operation	Function		
0	0	0	0	0	F = A	Transfer A		
0	0	0	0	1	F = A + 1	Increment A		
0	0	0	1	0	F = A + B	Addition		
0	0	0	1	1	F = A + B + 1	Add with carry		
0	0	1	0	0	$F = A + \overline{B}$	Subtract with borrow		
0	0	1	0	1	$F = A + \overline{B} + 1$	Subtraction		
0	0	1	1	0	F = A - 1	Decrement A		
0	0	1	1	1	F = A	Transfer A		
0	1	0	0	×	$F = A \wedge B$	AND		
0	1	0	1	×	$F = A \lor B$	OR		
0	1	1	0	×	$F = A \oplus B$	XOR		
0	1	1	1	×	$F = \overline{A}$	Complement A		
1	0	×	×	×	$F = \operatorname{shr} A$	Shift right A into F		
1	1	×	×	×	$F = \operatorname{shl} A$	Shift left A into F		

TABLE 4-8 Function Table for Arithmetic Logic Shift Unit

CHAPTER NINE

Pipeline and Vector Processing

IN THIS CHAPTER

- 9-1 Parallel Processing
- 9-2 Pipelining
- 9-3 Arithmetic Pipeline
- 9-4 Instruction Pipeline
- 9-5 RISC Pipeline
- 9-6 Vector Processing
- 9-7 Array Processors

9-1 Parallel Processing

Parallel processing is a term used to denote a large class of techniques that are used to provide simultaneous data-processing tasks for the purpose of increasing the computational speed of a computer system. Instead of processing each instruction sequentially as in a conventional computer, a parallel processing system is able to perform concurrent data processing to achieve faster execution time. For example, while an instruction is being executed in the ALU, the next instruction can be read from memory. The system may have two or more ALUs and be able to execute two or more processors operating concurrently. The purpose of parallel processing is to speed up the computer processing capability and increase its throughput, that is, the amount of processing that can be accomplished during a given interval of time. The amount of hardware increases with parallel processing, and with it, the cost of the system increases. However, technological developments have reduced hardware costs to the point where parallel processing techniques are economically feasible.


Parallel processing can be viewed from various levels of complexity. At the lowest level, we distinguish between parallel and serial operations by the type of registers used. Shift registers operate in serial fashion one bit at a time,

throughput

while registers with parallel load operate with all the bits of the word simultaneously. Parallel processing at a higher level of complexity can be achieved by having a multiplicity of functional units that perform identical or different operations simultaneously. Parallel processing is established by distributing the data among the multiple functional units. For example, the arithmetic, logic, and shift operations can be separated into three units and the operands diverted to each unit under the supervision of a control unit.

multiple functional units Figure 9-1 shows one possible way of separating the execution unit into eight functional units operating in parallel. The operands in the registers are applied to one of the units depending on the operation specified by the instruc-

Figure 9-1 Processor with multiple functional units.



tion associated with the operands. The operation performed in each functional unit is indicated in each block of the diagram. The adder and integer multiplier perform the arithmetic operations with integer numbers. The floating-point operations are separated into three circuits operating in parallel. The logic, shift, and increment operations can be performed concurrently on different data. All units are independent of each other, so one number can be shifted while another number is being incremented. A multifunctional organization is usually associated with a complex control unit to coordinate all the activities among the various components.

There are a variety of ways that parallel processing can be classified. It can be considered from the internal organization of the processors, from the interconnection structure between processors, or from the flow of information through the system. One classification introduced by M. J. Flynn considers the organization of a computer system by the number of instructions and data items that are manipulated simultaneously. The normal operation of a computer is to fetch instructions from memory and execute them in the processor. The sequence of instructions read from memory constitutes an *instruction stream*. The operations performed on the data in the processor constitutes *adata stream*. Parallel processing may occur in the instruction stream, in the data stream, or in both. Flynn's classification divides computers into four major groups as follows:

Single instruction stream, single data stream (SISD) Single instruction stream, multiple data stream (SIMD) Multiple instruction stream, single data stream (MISD) Multiple instruction stream, multiple data stream (MIMD)

SISD represents the organization of a single computer containing a control unit, a processor unit, and a memory unit. Instructions are executed sequentially and the system may or may not have internal parallel processing capabilities. Parallel processing in this case may be achieved by means of multiple functional units or by pipeline processing.

SIMD represents an organization that includes many processing units under the supervision of a common control unit. All processors receive the same instruction from the control unit but operate on different items of data. The shared memory unit must contain multiple modules so that it can communicate with all the processors simultaneously. MISD structure is only of theoretical interest since no practical system has been constructed using this organization. MIMD organization refers to a computer system capable of processing several programs at the same time. Most multiprocessor and multicomputer systems can be classified in this category.

Flynn's classification depends on the distinction between the performance of the control unit and the data-processing unit. It emphasizes the be-

SIMD

MIMD

havioral characteristics of the computer system rather than its operational and structural interconnections. One type of parallel processing that does not fit Flynn's classification is pipelining. The only two categories used from this classification are SIMD array processors discussed in Sec. 9-7, and MIMD multiprocessors presented in Chap. 13.

In this chapter we consider parallel processing under the following main topics:

- 1. Pipeline processing
- 2. Vector processing
- 3. Array processors

Pipeline processing is an implementation technique where arithmetic suboperations or the phases of a computer instruction cycle overlap in execution. Vector processing deals with computations involving large vectors and matrices. Array processors perform computations on large arrays of data.

9-2 Pipelining

Pipelining is a technique of decomposing a sequential process into suboperations, with each subprocess being executed in a special dedicated segment that operates concurrently with all other segments. A pipeline can be visualized as a collection of processing segments through which binary information flows. Each segment performs partial processing dictated by the way the task is partitioned. The result obtained from the computation in each segment is transferred to the next segment in the pipeline. The final result is obtained after the data have passed through all segments. The name "pipeline" implies a flow of information analogous to an industrial assembly line. It is characteristic of pipelines that several computations can be in progress in distinct segments at the same time. The overlapping of computation is made possible by associating a register with each segment in the pipeline. The registers provide isolation between each segment so that each can operate on distinct data simultaneously.

Perhaps the simplest way of viewing the pipeline structure is to imagine that each segment consists of an input register followed by a combinational circuit. The register holds the data and the combinational circuit performs the suboperation in the particular segment. The output of the combinational circuit in a given segment is applied to the input register of the next segment. A clock is applied to all registers after enough time has elapsed to perform all segment activity. In this way the information flows through the pipeline one step at a time.

an example

The pipeline organization will be demonstrated by means of a simple

example. Suppose that we want to perform the combined multiply and add operations with a stream of numbers.

$$A_i * B_i + C_i$$
 for $i = 1, 2, 3, ..., 7$

Each suboperation is to be implemented in a segment within a pipeline. Each segment has one or two registers and a combinational circuit as shown in Fig. 9-2. R1 through R5 are registers that receive new data with every clock pulse. The multiplier and adder are combinational circuits. The suboperations performed in each segment of the pipeline are as follows:

$R1 \leftarrow A_i, R2 \leftarrow B_i$	Input A_i and B_i
$R3 \leftarrow R1 * R2, R4 \leftarrow C_i$	Multiply and input C_i
$R5 \leftarrow R3 + R4$	Add C _i to product

The five registers are loaded with new data every clock pulse. The effect of each clock is shown in Table 9-1. The first clock pulse transfers A_1 and B_1 into R1 and




Figure 9-2 Example of pipeline processing.

Clock Pulse	Segn	nent 1	Segmer	nt 2	Segment 3 R5		
Number	R 1	R 2	R 3	<i>R</i> 4			
1	A_1	B ₁	_	_	_		
2	A_2	B ₂	$A_1 * B_1$	C_1	_		
3	A_3	B_3	$A_2 * B_2$	C_2	$A_1 * B_1 + C_1$		
4	A₄	B_4	$A_3 * B_3$	<i>C</i> ₃	$A_2 * B_2 + C_2$		
5	A_5	B ₅	$A_4 * B_4$	C₄	$A_3 * B_3 + C_3$		
6	A_6	B_6	$A_5 * B_5$	C ₅	$A_4 * B_4 + C_4$		
7	A_7	B_7	$A_6 * B_6$	C6	$A_5 * B_5 + C_5$		
8	_	_	$A_7 * B_7$	C_7	$A_6 * B_6 + C_6$		
9	_	_	_	_	$A_7 * B_7 + C_7$		

TABLE 9-1 Content of Registers in Pipeline Example

R2. The second clock pulse transfers the product of R1 and R2 into R3 and C_1 into R4. The same clock pulse transfers A_2 and B_2 into R1 and R2. The third clock pulse operates on all three segments simultaneously. It places A_3 and B_3 into R1 and R2, transfers the product of R1 and R2 into R3, transfers C_2 into R4, and places the sum of R3 and R4 into R5. It takes three clock pulses to fill up the pipe and retrieve the first output from R5. From there on, each clock produces a new output and moves the data one step down the pipeline. This happens as long as new input data flow into the system. When no more input data are available, the clock must continue until the last output emerges out of the pipeline.

General Considerations

Any operation that can be decomposed into a sequence of suboperations of about the same complexity can be implemented by a pipeline processor. The technique is efficient for those applications that need to repeat the same task many times with different sets of data. The general structure of a four-segment pipeline is illustrated in Fig. 9-3. The operands pass through all four segments in a fixed sequence. Each segment consists of a combinational circuit S_i that performs a suboperation over the data stream flowing through the pipe. The segments are separated by registers R_i that hold the intermediate results between the stages. Information flows between adjacent stages under the control of a common clock applied to all the registers simultaneously. We define a *task* as the total operation performed going through all the segments in the pipeline.

space-time diagram

task

The behavior of a pipeline can be illustrated with a *space-time* diagram. This is a diagram that shows the segment utilization as a function of time. The space-time diagram of a four-segment pipeline is demonstrated in Fig. 9-4. The horizontal axis displays the time in clock cycles and the vertical axis gives the




Figure 9-3 Four-segment pipeline.

segment number. The diagram shows six tasks T_1 through T_6 executed in four segments. Initially, task T_1 is handled by segment 1. After the first clock, segment 2 is busy with T_1 , while segment 1 is busy with task T_2 . Continuing in this manner, the first task T_1 is completed after the fourth clock cycle. From then on, the pipe completes a task every clock cycle. No matter how many segments there are in the system, once the pipeline is full, it takes only one clock period to obtain an output.

Now consider the case where a k-segment pipeline with a clock cycle time t_p is used to execute n tasks. The first task T_1 requires a time equal to kt_p to complete its operation since there are k segments in the pipe. The remaining n-1 tasks emerge from the pipe at the rate of one task per clock cycle and they will be completed after a time equal to $(n-1)t_p$. Therefore, to complete n tasks using a k-segment pipeline requires k + (n-1) clock cycles. For example, the diagram of Fig. 9-4 shows four segments and six tasks. The time required to complete all the operations is 4 + (6 - 1) = 9 clock cycles, as indicated in the diagram.

Next consider a nonpipeline unit that performs the same operation and takes a time equal to t_n to complete each task. The total time required for n tasks is nt_n . The speedup of a pipeline processing over an equivalent nonpipeline processing is defined by the ratio

$$S = \frac{nt_n}{(k+n-1)t_p}$$

		1	2	3	4	5	6	7	8	9	Clock cycles
Segment:	1	<i>T</i> 1	<i>T</i> ₂	<i>T</i> ₃	<i>T</i> ₄	T5	<i>T</i> ₆				- Clock cycles
:	2		<i>T</i> ₁	<i>T</i> ₂	<i>T</i> ₃	<i>T</i> ₄	T5	T ₆			
:	3			<i>T</i> ₁	<i>T</i> ₂	<i>T</i> ₃	T4	T ₅	T ₆		
	4				<i>T</i> ₁	<i>T</i> ₂	<i>T</i> ₃	<i>T</i> 4	T5	<i>T</i> ₆	

Figure 9-4 Space-time diagram for pipeline.

speedup

As the number of tasks increases, n becomes much larger than k - 1, and k + n - 1 approaches the value of n. Under this condition, the speedup becomes

$$S = \frac{t_n}{t_p}$$

If we assume that the time it takes to process a task is the same in the pipeline and nonpipeline circuits, we will have $t_n = kt_p$. Including this assumption, the speedup reduces to

$$S = \frac{kt_p}{t_p} = k$$

This shows that the theoretical maximum speedup that a pipeline can provide is *k*, where *k* is the number of segments in the pipeline.

To clarify the meaning of the speedup ratio, consider the following numerical example. Let the time it takes to process a suboperation in each segment be equal to $t_p = 20$ ns. Assume that the pipeline has k = 4 segments and executes n = 100 tasks in sequence. The pipeline system will take $(k + n - 1)t_p = (4 + 99) \times 20 = 2060$ ns to complete. Assuming that $t_n = kt_p = 4 \times 20 = 80$ ns, a nonpipeline system requires $nkt_p = 100 \times 80 = 8000$ ns to complete the 100 tasks. The speedup ratio is equal to 8000/2060 = 3.88. As the number of tasks increases, the speedup will approach 4, which is equal to the number of segments in the pipeline. If we assume that $t_n = 60$ ns, the speedup becomes 60/20 = 3.

To duplicate the theoretical speed advantage of a pipeline process by means of multiple functional units, it is necessary to construct k identical units that will be operating in parallel. The implication is that a k-segment pipeline processor can be expected to equal the performance of k copies of an equivalent nonpipeline circuit under equal operating conditions. This is illustrated in Fig. 9-5, where four identical circuits are connected in parallel. Each P circuit performs the same task of an equivalent pipeline circuit. Instead of operating with the input data in sequence as in a pipeline, the parallel circuits accept four input data items simultaneously and perform four tasks at the same time. As far as the speed of operation is concerned, this is equivalent to a four segment pipeline. Note that the four-unit circuit of Fig. 9-5 constitutes a single-instruction multiple-data (SIMD) organization since the same instruction is used to operate on multiple data in parallel.

There are various reasons why the pipeline cannot operate at its maximum theoretical rate. Different segments may take different times to complete their suboperation. The clock cycle must be chosen to equal the time delay of the segment with the maximum propagation time. This causes all other segments to waste time while waiting for the next clock. Moreover, it is not always




Figure 9-5 Multiple functional units in parallel.

correct to assume that a nonpipe circuit has the same time delay as that of an equivalent pipeline circuit. Many of the intermediate registers will not be needed in a single-unit circuit, which can usually be constructed entirely as a combinational circuit. Nevertheless, the pipeline technique provides a faster operation over a purely serial sequence even though the maximum theoretical speed is never fully achieved.

There are two areas of computer design where the pipeline organization is applicable. An *arithmetic pipeline* divides an arithmetic operation into suboperations for execution in the pipeline segments. An *instruction pipeline* operates on a stream of instructions by overlapping the fetch, decode, and execute phases of the instruction cycle. The two types of pipelines are explained in the following sections.

9-3 Arithmetic Pipeline

Pipeline arithmetic units are usually found in very high speed computers. They are used to implement floating-point operations, multiplication of fixed-point numbers, and similar computations encountered in scientific problems. A pipeline multiplier is essentially an array multiplier as described in Fig. 10-10, with special adders designed to minimize the carry propagation time through the partial products. Floating-point operations are easily decomposed into suboperations as demonstrated in Sec. 10-5. We will now show an example of a pipeline unit for floating-point addition and subtraction.

The inputs to the floating-point adder pipeline are two normalized floating-point binary numbers.

$$X = A \times 2^{a}$$
$$Y = B \times 2^{b}$$

A and B are two fractions that represent the mantissas and a and b are the exponents. The floating-point addition and subtraction can be performed in four segments, as shown in Fig. 9-6. The registers labeled R are placed between the segments to store intermediate results. The suboperations that are performed in the four segments are:

- 1. Compare the exponents.
- 2. Align the mantissas.
- 3. Add or subtract the mantissas.
- 4. Normalize the result.

This follows the procedure outlined in the flowchart of Fig. 10-15 but with some variations that are used to reduce the execution time of the suboperations. The exponents are compared by subtracting them to determine their difference. The larger exponent is chosen as the exponent of the result. The exponent difference determines how many times the mantissa associated with the smaller exponent must be shifted to the right. This produces an alignment of the two mantissas. It should be noted that the shift must be designed as a combinational circuit to reduce the shift time. The two mantissas are added or subtracted in segment 3. The result is normalized in segment 4. When an overflow occurs, the mantissa of the sum or difference is shifted right and the exponent incremented by one. If an underflow occurs, the number of leading zeros in the mantissa determines the number of left shifts in the mantissa and the number that must be subtracted from the exponent.

The following numerical example may clarify the suboperations performed in each segment. For simplicity, we use decimal numbers, although Fig. 9-6 refers to binary numbers. Consider the two normalized floating-point numbers:

> $X = 0.9504 \times 10^3$ $Y = 0.8200 \times 10^2$

The two exponents are subtracted in the first segment to obtain 3 - 2 = 1. The larger exponent 3 is chosen as the exponent of the result. The next segment shifts the mantissa of Y to the right to obtain

$$X = 0.9504 \times 10^{3}$$

 $Y = 0.0820 \times 10^{3}$

This aligns the two mantissas under the same exponent. The addition of the two mantissas in segment 3 produces the sum

$$Z = 1.0324 \times 10^3$$




Figure 9-6 Pipeline for floating-point addition and subtraction.

The sum is adjusted by normalizing the result so that it has a fraction with a nonzero first digit. This is done by shifting the mantissa once to the right and incrementing the exponent by one to obtain the normalized sum.

$$Z = 0.10324 \times 10^4$$

The comparator, shifter, adder-subtractor, incrementer, and decrementer in the floating-point pipeline are implemented with combinational circuits. Suppose that the time delays of the four segments are $t_1 = 60$ ns, $t_2 = 70$ ns, $t_3 = 100$ ns, $t_4 = 80$ ns, and the interface registers have a delay of $t_r = 10$ ns. The clock cycle is chosen to be $t_p = t_3 + t_r = 110$ ns. An equivalent nonpipeline floating-point adder-subtractor will have a delay time $t_n = t_1 + t_2 + t_3 + t_4 + t_r = 320$ ns. In this case the pipelined adder has a speedup of 320/110 = 2.9 over the nonpipelined adder.

9-4 Instruction Pipeline

Pipeline processing can occur not only in the data stream but in the instruction stream as well. An instruction pipeline reads consecutive instructions from memory while previous instructions are being executed in other segments. This causes the instruction fetch and execute phases to overlap and perform simultaneous operations. One possible digression associated with such a scheme is that an instruction may cause a branch out of sequence. In that case the pipeline must be emptied and all the instructions that have been read from memory after the branch instruction must be discarded.

Consider a computer with an instruction fetch unit and an instruction execution unit designed to provide a two-segment pipeline. The instruction fetch segment can be implemented by means of a first-in, first-out (FIFO) buffer. This is a type of unit that forms a queue rather than a stack. Whenever the execution unit is not using memory, the control increments the program counter and uses its address value to read consecutive instructions from memory. The instructions are inserted into the FIFO buffer so that they can be executed on a first-in, first-out basis. Thus an instruction stream can be placed in a queue, waiting for decoding and processing by the execution segment. The instruction stream queuing mechanism provides an efficient way for reducing the average access time to memory for reading instructions. Whenever there is space in the FIFO buffer, the control unit initiates the next instruction fetch phase. The buffer acts as a queue from which control then extracts the instructions for the execution unit.

instruction cycle

Computers with complex instructions require other phases in addition to the fetch and execute to process an instruction completely. In the most general case, the computer needs to process each instruction with the following sequence of steps.

- 1. Fetch the instruction from memory.
- 2. Decode the instruction.
- 3. Calculate the effective address.
- Fetch the operands from memory.
- Execute the instruction.
- 6. Store the result in the proper place.

There are certain difficulties that will prevent the instruction pipeline from operating at its maximum rate. Different segments may take different times to operate on the incoming information. Some segments are skipped for certain operations. For example, a register mode instruction does not need an effective address calculation. Two or more segments may require memory access at the same time, causing one segment to wait until another is finished with the memory. Memory access conflicts are sometimes resolved by using two memory buses for accessing instructions and data in separate modules. In this way, an instruction word and a data word can be read simultaneously from two different modules.

The design of an instruction pipeline will be most efficient if the instruction cycle is divided into segments of equal duration. The time that each step takes to fulfill its function depends on the instruction and the way it is executed.

Example: Four-Segment Instruction Pipeline

Assume that the decoding of the instruction can be combined with the calculation of the effective address into one segment. Assume further that most of the instructions place the result into a processor register so that the instruction execution and storing of the result can be combined into one segment. This reduces the instruction pipeline into four segments.

Figure 9-7 shows how the instruction cycle in the CPU can be processed with a four-segment pipeline. While an instruction is being executed in segment 4, the next instruction in sequence is busy fetching an operand from memory in segment 3. The effective address may be calculated in a separate arithmetic circuit for the third instruction, and whenever the memory is available, the fourth and all subsequent instructions can be fetched and placed in an instruction FIFO. Thus up to four suboperations in the instruction cycle can overlap and up to four different instructions can be in progress of being processed at the same time.

Once in a while, an instruction in the sequence may be a program control type that causes a branch out of normal sequence. In that case the pending operations in the last two segments are completed and all information stored in the instruction buffer is deleted. The pipeline then restarts from the new address stored in the program counter. Similarly, an interrupt request, when acknowledged, will cause the pipeline to empty and start again from a new address value.




Figure 9-7 Four-segment CPU pipeline.

Figure 9-8 shows the operation of the instruction pipeline. The time in the horizontal axis is divided into steps of equal duration. The four segments are represented in the diagram with an abbreviated symbol.

- 1. FI is the segment that fetches an instruction.
- DA is the segment that decodes the instruction and calculates the effective address.
- 3. FO is the segment that fetches the operand.
- 4. EX is the segment that executes the instruction.

It is assumed that the processor has separate instruction and data memories so that the operation in FI and FO can proceed at the same time. In the absence

Step:		1	2	3	4	5	6	7	8	9	10	11	12	13
Instruction:	1	FI	DA	FO	EX									
	2		FI	DA	FO	EX								
(Branch)	3			FI	DA	FO	EX							
	4				FI	-	-	FI	DA	FO	EX			
	5					-	-	-	FI	DA	FO	EX		
	6									FI	DA	FO	EX	
	7										FI	DA	FO	EX

Figure 9-8 Timing of instruction pipeline.

of a branch instruction, each segment operates on different instructions. Thus, in step 4, instruction 1 is being executed in segment EX; the operand for instruction 2 is being fetched in segment FO; instruction 3 is being decoded in segment DA; and instruction 4 is being fetched from memory in segment FI.

Assume now that instruction 3 is a branch instruction. As soon as this instruction is decoded in segment DA in step 4, the transfer from FI to DA of the other instructions is halted until the branch instruction is executed in step 6. If the branch is taken, a new instruction is fetched in step 7. If the branch is not taken, the instruction fetched previously in step 4 can be used. The pipeline then continues until a new branch instruction is encountered.

Another delay may occur in the pipeline if the EX segment needs to store the result of the operation in the data memory while the FO segment needs to fetch an operand. In that case, segment FO must wait until segment EX has finished its operation.

In general, there are three major difficulties that cause the instruction pipeline to deviate from its normal operation.

- Resource conflicts caused by access to memory by two segments at the same time. Most of these conflicts can be resolved by using separate instruction and data memories.
- Data dependency conflicts arise when an instruction depends on the result of a previous instruction, but this result is not yet available.
- 3. *Branch difficulties* arise from branch and other instructions that change the value of *PC*.

Data Dependency

A difficulty that may caused a degradation of performance in an instruction pipeline is due to possible collision of data or address. A collision occurs when

pipeline conflicts

an instruction cannot proceed because previous instructions did not complete certain operations. A data dependency occurs when an instruction needs data that are not yet available. For example, an instruction in the FO segment may need to fetch an operand that is being generated at the same time by the previous instruction in segment EX. Therefore, the second instruction must wait for data to become available by the first instruction. Similarly, an address dependency may occur when an operand address cannot be calculated because the information needed by the addressing mode is not available. For example, an instruction with register indirect mode cannot proceed to fetch the operand if the previous instruction is loading the address into the register. Therefore, the operand access to memory must be delayed until the required address is available. Pipelined computers deal with such conflicts between data dependencies in a variety of ways.

hardware interlocks

The most straightforward method is to insert *hardware interlocks*. An interlock is a circuit that detects instructions whose source operands are destinations of instructions farther up in the pipeline. Detection of this situation causes the instruction whose source is not available to be delayed by enough clock cycles to resolve the conflict. This approach maintains the program sequence by using hardware to insert the required delays.

operand forwarding

delayed load

Another technique called *operand forwarding* uses special hardware to detect a conflict and then avoid it by routing the data through special paths between pipeline segments. For example, instead of transferring an ALU result into a destination register, the hardware checks the destination operand, and if it is needed as a source in the next instruction, it passes the result directly into the ALU input, bypassing the register file. This method requires additional hardware paths through multiplexers as well as the circuit that detects the conflict.

A procedure employed in some computers is to give the responsibility for solving data conflicts problems to the compiler that translates the high-level programming language into a machine language program. The compiler for such computers is designed to detect a data conflict and reorder the instructions as necessary to delay the loading of the conflicting data by inserting no-operation instructions. This method is referred to as *delayed load*. An example of delayed load is presented in the next section.

Handling of Branch Instructions

One of the major problems in operating an instruction pipeline is the occurrence of branch instructions. A branch instruction can be conditional or unconditional. An unconditional branch always alters the sequential program flow by loading the program counter with the target address. In a conditional branch, the control selects the target instruction if the condition is satisfied or the next sequential instruction if the condition is not satisfied. As mentioned previously, the branch instruction breaks the normal sequence of the instruction stream, causing difficulties in the operation of the instruction pipeline.

CHAPTER ELEVEN

Input–Output Organization

IN THIS CHAPTER

- 11-1 Peripheral Devices
- 11.2 Input Output Interface
- 11-3 Asynchronous Dam Transfer
- 11-4 Modes of Transfer
- 11.5 Priority Interrupt
- 11-6 Direct Memory Access
- 11.7 Input-Output Procesor
- 11-8 Serial Communication

11-1 Peripheral Devices

The input-output subsystem of a computer, referred to as I/O, provides an efficient mode of communication between the central system and the outside environment. Programs and data must be entered into computer memory for processing and results obtained from computations must be recorded or displayed for the user. A computer serves no useful purpose without the ability to receive information from an outside source and to transmit results in a meaningful form.

The most familiar means of entering information into a computer is through a typewriter-like keyboard that allows a person to enter alphanumeric information directly. Every time a key is depressed, the terminal sends a binary coded character to the computer. The fastest possible speed for entering information this way depends on the person's typing speed. On the other hand, the central processing unit is an extremely fast device capable of performing operations at very high speed. When input information is transferred to the processor via a slow keyboard, the processor will be idle most of the time while waiting for the information to arrive. To use a computer efficiently, a large amount of programs and data must be prepared in advance and transmitted into a storage medium such as magnetic tapes or disks. The information in the disk is then transferred into computer memory at a rapid rate. Results of programs are also transferred into a high-speed storage, such as disks, from which they can be transferred later into a printer to provide a printed output of results.

Devices that are under the direct control of the computer are said to be connected on-line. These devices are designed to read information into or out of the memory unit upon command from the CPU and are considered to be part of the total computer system. Input or output devices attached to the computer are also called *peripherals*. Among the most common peripherals are keyboards, display units, and printers. Peripherals that provide auxiliary storage for the system are magnetic disks and tapes. Peripherals are electromechanical and electromagnetic devices of some complexity. Only a very brief discussion of their function will be given here without going into detail of their internal construction.

Video monitors are the most commonly used peripherals. They consist of a keyboard as the input device and a display unit as the output device. There are different types of video monitors, but the most popular use a cathode ray tube (CRT). The CRT contains an electronic gun that sends an electronic beam to a phosphorescent screen in front of the tube. The beam can be deflected horizontally and vertically. To produce a pattern on the screen, a grid inside the CRT receives a variable voltage that causes the beam to hit the screen and make it glow at selected spots. Horizontal and vertical signals deflect the beam and make it sweep across the tube, causing the visual pattern to appear on the screen. A characteristic feature of display devices is a cursor that marks the position in the screen where the next character will be inserted. The cursor can be moved to any position in the screen, to a single character, the beginning of a word, or to any line. Edit keys add or delete information based on the cursor position. The display terminal can operate in a single-character mode where all characters entered on the screen through the keyboard are transmitted to the computer simultaneously. In the block mode, the edited text is first stored in a local memory inside the terminal. The text is transferred to the computer as a block of data.

Printers provide a permanent record on paper of computer output data or text. There are three basic types of character printers: daisywheel, dot matrix, and laser printers. The daisywheel printer contains a wheel with the characters placed along the circumference. To print a character, the wheel rotates to the proper position and an energized magnet then presses the letter against the ribbon. The dot matrix printer contains a set of dots along the printing mechanism. For example, a 5×7 dot matrix printer that prints 80 characters per line has seven horizontal lines, each consisting of $5 \times 80 = 400$ dots. Each dot can be printed or not, depending on the specific characters that are printed on the line. The laser printer uses a rotating photographic drum

peripheral

monitor and keuboard

printer

that is used to imprint the character images. The pattern is then transferred onto paper in the same manner as a copying machine.

Magnetic tapes are used mostly for storing files of data: for example, a company's payroll record. Access is sequential and consists of records that can be accessed one after another as the tape moves along a stationary read-write mechanism. It is one of the cheapest and slowest methods for storage and has the advantage that tapes can be removed when not in use. Magnetic disks have high-speed rotational surfaces coated with magnetic material. Access is achieved by moving a read-write mechanism to a track in the magnetized surface. Disks are used mostly for bulk storage of programs and data. Tapes and disks are discussed further in Sec. 12-1 in conjunction with their role as auxiliary memory.

Other input and output devices encountered in computer systems are digital incremental plotters, optical and magnetic character readers, analog-todigital converters, and various data acquisition equipment. Not all input comes from people, and not all output is intended for people. Computers are used to control various processes in real time, such as machine tooling, assembly line procedures, and chemical and industrial processes. For such applications, a method must be provided for sensing status conditions in the process and sending control signals to the process being controlled.

The input-output organization of a computer is a function of the size of the computer and the devices connected to it. The difference between a small and a large system is mostly dependent on the amount of hardware the computer has available for communicating with peripheral units and the number of peripherals connected to the system. Since each peripheral behaves differently from any other, it would be prohibitive to dwell on the detailed interconnections needed between the computer and each peripheral. Certain techniques common to most peripherals are presented in this chapter.

ASCII Alphanumeric Characters

Input and output devices that communicate with people and the computer are usually involved in the transfer of alphanumeric information to and from the device and the computer. The standard binary code for the alphanumeric characters is ASCII (American Standard Code for Information Interchange). It uses seven bits to code 128 characters as shown in Table 11-1. The seven bits of the code are designated by b_1 through b_7 , with b_7 being the most significant bit. The letter A, for example, is represented in ASCII as 1000001 (column 100, row 0001). The ASCII code contains 94 characters that can be printed and 34 nonprinting characters used for various control functions. The printing characters consist of the 26 uppercase letters A through Z, the 26 lowercase letters, the 10 numerals 0 through 9, and 32 special printable characters such as %, *, and \$.

The 34 control characters are designated in the ASCII table with abbrevi-

magnetic tape

magnetic disk

	<i>b</i> ₇ <i>b</i> ₆ <i>b</i> ₅											
b ₄ b ₃ b ₂ b ₁	000	001	010	011	100	101	110	111				
0000	NUL	DLE	SP	0	@	Р		р				
0001	SOH	DC1	!	1	Ā	Q	a	q				
0010	STX	DC2		2	В	R	ь	r				
0011	ETX	DC3	#	3	С	S	с	\$				
0100	EOT	DC4	\$	4	D	Т	d	t				
0101	ENQ	NAK	%	5	Е	U	e	u				
0110	ACK	SYN	&	6	F	v	f	v				
0111	BEL	ETB	•	7	G	w	g	w				
1000	BS	CAN	(8	н	х	ĥ	x				
1001	HT	EM)	9	I	Y	i	у				
1010	LF	SUB	*	:	J	Z	j	z				
1011	VT	ESC	+	1	К	[k	{				
1100	FF	FS	,	<	L	Ň	1	- E				
1101	CR	GS	-	=	Μ	1	m	}				
1110	SO	RS		>	N		n	~				
1111	SI	US	ţ	?	0	—	0	DEI				
Control ch	aracters											
NUL	Null			DLE	Dat	a link e	scape					
SOH	Start of hea	ding		DC1		Device control 1						
STX	Start of text			DC2	Dev	ice con	trol 2					
ETX	End of text			DC3	Dev	vice con	trol 3					
EOT	End of tran	smission		DC4	Dev	ice con	trol 4					
ENQ	Enquiry			NAK	Neg	Negative acknowledge						
ACK	Acknowledg	ge		SYN		chronou		-				
BEL	Bell	-		ETB	Enc	l of trai	nsmissio	n bloc				
BS_	Backspace			CAN	Car	cel						
HT	Horizontal	tab		EM	Enc	l of me	dium					
LF	Line feed			SUB	Sub	stitute		Substitute				

TABLE 11-1 American Standard Code for Information Interchange (ASCII)

ated names. They are listed again below the table with their functional names. The control characters are used for routing data and arranging the printed text into a prescribed format. There are three types of control characters: format effectors, information separators, and communication control characters. Format effectors are characters that control the layout of printing. They include

ESC

FS

GS

RS

US

DEL

Escape

Delete

File separator

Group separator

Record separator

Unit separator

Vertical tab

Carriage return

Form feed

Shift out

Shift in

Space

VT

FF

CR

. SO

SI

SP

the familiar typewriter controls, such as backspace (BS), horizontal tabulation (HT), and carriage return (CR). Information separators are used to separate the data into divisions like paragraphs and pages. They include characters such as record separator (RS) and file separator (FS). The communication control characters are useful during the transmission of text between remote terminals. Examples of communication control characters are STX (start of text) and ETX (end of text), which are used to frame a text message when transmitted through a communication medium.

ASCII is a 7-bit code, but most computers manipulate an 8-bit quantity as a single unit called a *byte*. Therefore, ASCII characters most often are stored one per byte. The extra bit is sometimes used for other purposes, depending on the application. For example, some printers recognize 8-bit ASCII characters with the most significant bit set to 0. Additional 128 8-bit characters with the most significant bit set to 1 are used for other symbols, such as the Greek alphabet or italic type font. When used in data communication, the eighth bit may be employed to indicate the parity of the binary-coded character.

11-2 Input–Output Interface

Input-output interface provides a method for transferring information between internal storage and external I/O devices. Peripherals connected to a computer need special communication links for interfacing them with the central processing unit. The purpose of the communication link is to resolve the differences that exist between the central computer and each peripheral. The major differences are:

- Peripherals are electromechanical and electromagnetic devices and their manner of operation is different from the operation of the CPU and memory, which are electronic devices. Therefore, a conversion of signal values may be required.
- The data transfer rate of peripherals is usually slower than the transfer rate of the CPU, and consequently, a synchronization mechanism may be needed.
- 3. Data codes and formats in peripherals differ from the word format in the CPU and memory.
- 4. The operating modes of peripherals are different from each other and each must be controlled so as not to disturb the operation of other peripherals connected to the CPU.

To resolve these differences, computer systems include special hardware components between the CPU and peripherals to supervise and synchronize all input and output transfers. These components are called *interface* units because they interface between the processor bus and the peripheral device.

byte

interf ace

In addition, each device may have its own controller that supervises the operations of the particular mechanism in the peripheral.

1/O Bus and Interface Modules

A typical communication link between the processor and several peripherals is shown in Fig. 11-1. The *VO* bus consists of data lines, address lines, and control lines. The magnetic disk, printer, and terminal are employed in practically any general-purpose computer. The magnetic tape is used in some computers for backup storage. Each peripheral device has associated with it an interface unit. Each interface decades the address and control excision from the *VO* bus, interprets them for the peripheral, and provides signals for the peripheral controller. It also synchronizes the data flow and supervises the transfer between peripheral and processor. Each peripheral has its own controller that operates the particular electromechanical device. For example, the printer controller controls the paper motion, the print timing, and the selection of printing characters. A controller may be housed separately or may be physically integrated with the peripheral.

The I/O bus from the processor is attached to all peripheral interfaces. To communicate with a particular device, the processor places a device address on the address lines. Each interface attached to the I/O bus contains an address decoder that monitors the address lines. When the interface detects its own address, it activates the path between the bus lines and the device that it controls. All peripherals whose address does not correspond to the address in the bus are disabled by their interface.

At the same time that the address is made available in the address lines, the processor provides a function code in the control lines. The interface




Figure 11.1 Connection of VO bus to input-output devices.

I/O command	selected responds to the function code and proceeds to execute it. The function code is referred to as an I/O command and is in essence an instruction that is executed in the interface and its attached peripheral unit. The interpretation of the command depends on the peripheral that the processor is addressing. There are four types of commands that an interface may receive. They are
control command	classified as control, status, data output, and data input. A control command is issued to activate the peripheral and to inform it what to do. For example, a magnetic tape unit may be instructed to backspace the tape by one record, to rewind the tape, or to start the tape moving in the forward direction. The particular control command issued depends on the peripheral, and each peripheral receives its own distinguished sequence of
status	control commands, depending on its mode of operation. A status command is used to test various status conditions in the interface and the peripheral. For example, the computer may wish to check the status of the peripheralbefore a transfer is initiated. During the transfer, one or more errors may occur which are detected by the interface. These errors are desig- nated by setting bits in a status register that the processor can read at certain intervals.
output data	A data output command causes the interface to respond by transferring data from the bus into one of its registers. Consider an example with a tape unit. The computer starts the tape moving by issuing a control command. The processor then monitors the status of the tape by means of a status command. When the tape is in the correct position, the processor issues a data output command. The interface responds to the address and command and transfers the information from the data lines in the bus to its buffer register. The interface then communicates with the tape controller and sends the data to be stored on tape.
input data	The data input command is the opposite of the data output. In this case the interface receives an item of data from the peripheral and places it in its buffer register. The processor checks if data are available by means of a status command and then issues a data input command. The interface places the data on the data lines, where they are accepted by the processor.
	I/O versus Memory Bus
	In addition to communicating with I/Ω the processor must communicate with

In addition to communicating with I/O, the processor must communicate with the memory unit. Like the I/O bus, the memory bus contains data, address, and read/write control lines. There are three ways that computer buses can be used to communicate with memory and I/O:

- 1. Use two separate buses, one for memory and the other for I/O.
- 2. Use one common bus for both memory and I/O but have separate control lines for each.
- 3. Use one common bus for memory and I/O with common control lines.

In the first method, the computer has independent sets of data, address, and control buses, one for accessing memory and the other for I/O. This is done in computers that provide a separate I/O processor (IOP) in addition to the central processing unit (CPU). The memory communicates with both the CPU and the IOP through a memory bus. The IOP communicates also with the input and output devices through a separate I/O bus with its own address, data and control lines. The purpose of the IOP is to provide an independent pathway for the transfer of information between external devices and internal memory. The I/O processor is sometimes called a data channel. In Sec. 11-7 we discuss the function of the IOP in more detail.

Isolated versus Memory-Mapped I/O

Many computers use one common bus to transfer information between memory or I/O and the CPU. The distinction between a memory transfer and I/O transfer is made through separate read and write lines. The CPU specifies whether the address on the address lines is for a memory word or for an interface register by enabling one of two possible read or write lines. The I/O read and I/O write control lines are enabled during an I/O transfer. The memory read and memory write control lines are enabled during a memory transfer. This configuration isolates all I/O interface addresses from the addresses assigned to memory and is referred to as the isolated I/O method for assigning addresses in a common bus.

In the isolated I/O configuration, the CPU has distinct input and output instructions, and each of these instructions is associated with the address of an interface register. When the CPU fetches and decodes the operation code of an input or output instruction, it places the address associated with the instruction into the common address lines. At the same time, it enables the I/O read (for input) or I/O write (for output) control line. This informs the external components that are attached to the common bus that the address in the address lines is for an interface register and not for a memory word. On the other hand, when the CPU is fetching an instruction or an operand from memory, it places the memory address on the address lines and enables the memory read or memory write control line. This informs the external components that the address is for a memory word and not for an I/O interface.

The isolated I/O method isolates memory and I/O addresses so that memory address values are not affected by interface address assignment since each has its own address space. The other alternative is to use the same address space for both memory and I/O. This is the case in computers that employ only one set of read and write signals and do not distinguish between memory and I/O addresses. This configuration is referred to as *memory-mapped I/O*. The computer treats an interface register as being part of the memory system. The assigned addresses for interface registers cannot be used for memory words, which reduces the memory address range available.

isolated I/O

memory-mapped

IOP

In a memory-mapped I/O organization there are no specific input or output instructions. The CPU can manipulate I/O data residing in interface registers with the same instructions that are used to manipulate memory words. Each interface is organized as a set of registers that respond to read and write requests in the normal address space. Typically, a segment of the total address space is reserved for interface registers, but in general, they can be located at any address as long as there is not also a memory word that responds to the same address.

Computers with memory-mapped I/O can use memory-type instructions to access I/O data. It allows the computer to use the same instructions for either input-output transfers or for memory transfers. The advantage is that the load and store instructions used for reading and writing from memory can be used to input and output data from I/O registers. In a typical computer, there are more memory-reference instructions than I/O instructions. With memorymapped I/O all instructions that refer to memory are also available for I/O.

Example of I/O Interface

An example of an I/O interface unit is shown in block diagram form in Fig. 11-2. It consists of two data registers called *ports*, a control register, a status register, bus buffers, and timing and control circuits. The interface communicates with the CPU through the data bus. The chip select and register select inputs determine the address assigned to the interface. The I/O read and write are two control lines that specify an input or output, respectively. The four registers communicate directly with the I/O device attached to the interface.

The I/O data to and from the device can be transferred into either port A or port B. The interface may operate with an output device or with an input device, or with a device that requires both input and output. If the interface is connected to a printer, it will only output data, and if it services a character reader, it will only input data. A magnetic disk unit transfers data in both directions but not at the same time, so the interface can use bidirectional lines. A command is passed to the I/O device by sending a word to the appropriate interface register. In a system like this, the function code in the I/O bus is not needed because control is sent to the control register, status information is received from the status register, and data are transferred to and from ports A and B registers. Thus the transfer of data, control, and status information is always via the common data bus. The distinction between data, control, or status information is determined from the particular interface register with which the CPU communicates.

The control register receives control information from the CPU. By loading appropriate bits into the control register, the interface and the I/O device attached to it can be placed in a variety of operating modes. For example, port A may be defined as an input port and port B as an output port. A magnetic tape unit may be instructed to rewind the tape or to start the tape moving in

I/O port




Figure 11-2 Example of I/O interface unit.

the forward direction. The bits in the status register are used for status conditions and for recording errors that may occur during the data transfer. For example, a status bit may indicate that port *A* has received a new data item from the *I*/O device. Another bit in the status register may indicate that a parity error has occurred during the transfer.

The interface registers communicate with the CPU through the bidirectional data bus. The address bus selects the interface unit through the chip select and the two register select inputs. A circuit must be provided externally (usually, a decoder) to detect the address assigned to the interface registers. This circuit enables the chip select (CS) input when the interface is selected by the address bus. The two register select inputs RS1 and RS0 are usually connected to the two least significant lines of the address bus. These two inputs select one of the four registers in the interface as specified in the table accompanying the diagram. The content of the selected register is transfer into the CPU via the data bus when the I/O read signal is enabled. The CPU transfers binary information into the selected register via the data bus when the I/O write input is enabled.

11-3 Asynchronous Data Transfer

The internal operations in a digital system are synchronized by means of clock pulses supplied by a common pulse generator. Clock pulses are applied to all registers within a unit and all data transfers among internal registers occur simultaneously during the occurrence of a clock pulse. Two units, such as a CPU and an I/O interface, are designed independently of each other. If the registers in the interface share a common clock with the CPU registers, the transfer between the two units is said to be synchronous. In most cases, the internal timing in each unit is independent from the other in that each uses its own private clock for internal registers. In that case, the two units are said to be asynchronous to each other. This approach is widely used in most computer systems.

Asynchronous data transfer between two independent units requires that control signals be transmitted between the communicating units to indicate the time at which data is being transmitted. One way of achieving this is by means of a strobe pulse supplied by one of the units to indicate to the other unit when the transfer has to occur. Another method commonly used is to accompany each data item being transferred with a control signal that indicates the presence of data in the bus. The unit receiving the data item responds with another control signal to acknowledge receipt of the data. This type of agreement between two independent units is referred to as handshaking.

The strobe pulse method and the handshaking method of asynchronous data transfer are not restricted to I/O transfers. In fact, they are used extensively on numerous occasions requiring the transfer of data between two independent units. In the general case we consider the transmitting unit as the source and the receiving unit as the destination. For example, the CPU is the source unit during an output or a write transfer and it is the destination unit during an input or a read transfer. It is customary to specify the asynchronous transfer between two independent units by means of a timing diagram that shows the timing relationship that must exist between the control signals and the data in the buses. The sequence of control during an asynchronous transfer depends on whether the transfer is initiated by the source or by the destination unit.

Strobe Control

The strobe control method of asynchronous data transfer employs a single control line to time each transfer. The strobe may be activated by either the source or the destination unit. Figure 11-3(a) shows a source-initiated transfer.

strobe

timing diagram

handshaking

the movement of data through the registers. Whenever the F_i bit of the control register is set $(F_i = 1)$ and the F_{i+1} bit is reset $(F_{i+1} = 1)$, a clock is generated causing register R(I + 1) to accept the data from register RI. The same clock transition sets F_{i+1} to 1 and resets F_i to 0. This causes the control flag to move one position to the right together with the data. Data in the registers move down the FIFO toward the output as long as there are empty locations ahead of it. This ripple-through operation stops when the data reach register RI with the next flip-flop F_{i+1} being set to 1, or at the last register R4. An overall master clear is used to initialize all control register flip-flops to 0.

Data are inserted into the buffer provided that the *input ready* signal is enabled. This occurs when the first control flip-flop F_1 is reset, indicating that register R1 is empty. Data are loaded from the input lines by enabling the clock in R1 through the *insert* control line. The same clock sets F_1 , which disables the *input ready* control, indicating that the NFO is now busy and unable to accept more data. The ripple-through process begins provided that R2 is empty. The data in R1 are transferred into R2 and F_1 is cleared. This enables the *input ready* line, indicating that the inputs are now available for another data word. If the FIFO is full, F_1 remains set and the *input ready* line stays in the 0 state. Note that the two control lines *input ready* and *insert* constitute a destination-initiated pair of handshake lines

The data falling through the registers stack up at the output end. The output ready control line is enabled when the last control flip-flop F_4 is set, indicating that there are valid data in the output register R4. The output data from R4 are accepted by a destination unit, which then enables the *delete* control signal. This resets F_4 , causing output ready to disable, indicating that the data on the output are no longer valid. Only after the *delete* signal goes back to 0 can the data from R3 move into R4. If the FIFO is empty, there will be no data in R3 and F_4 will remain in the reset state. Note that the two control values of F_4 will be no data in R3 and F_4 will remain in the reset state. Note that the two control values of F_4 will be no data in R3 and F_4 will remain in the reset state. Note that the two control values of F_4 will be no data in R3 and F_4 will be no data in R3 and F_4 will remain in the reset state. Note that the two control values of F_4 will be no data in R3 and F_4 will be no data in

11-4 Modes of Transfer

Binary information received from an external device is usually stored in memory for later processing. Information transferred from the central computer into an external device originates in the memory unit. The CPU merely executes the I/O instructions and may accept the data temporarily, but the ultimate source or destination is the memory unit. Data transfer between the central computer and I/O devices may be handled in a variety of modes. Some modes use the CPU as an intermediate path; others transfer the data directly to and from the memory unit. Data transfer to and from peripherals may be handled in one of three possible modes:

- 1. Programmed I/O
- 2. Interrupt-initiated I/O
- 3. Direct memory access (DMA)

programmed I/O

Programmed I/O operations are the result of I/O instructions written in the computer program. Each data item transfer is initiated by an instruction in the program. Usually, the transfer is to and from a CPU register and peripheral. Other instructions are needed to transfer the data to and from CPU and memory. Transferring data under program control requires constant monitoring of the peripheral by the CPU. Once a data transfer is initiated, the CPU is required to monitor the interface to see when a transfer can again be made. It is up to the programmed instructions executed in the CPU to keep close tabs on everything that is taking place in the interface unit and the I/O device.

In the programmed I/O method, the CPU stays in a program loop until the I/O unit indicates that it is ready for data transfer. This is a time-consuming process since it keeps the processor busy needlessly. It can be avoided by using an interrupt facility and special commands to inform the interface to issue an interrupt request signal when the data are available from the device. In the meantime the CPU can proceed to execute another program. The interface meanwhile keeps monitoring the device. When the interface determines that the device is ready for data transfer, it generates an interrupt request to the computer. Upon detecting the external interrupt signal, the CPU momentarily stops the task it is processing, branches to a service program to process the I/O transfer, and then returns to the task it was originally performing.

Transfer of data under programmed I/O is between CPU and peripheral. In direct memory access (DMA), the interface transfers data into and out of the memory unit through the memory bus. The CPU initiates the transfer by supplying the interface with the starting address and the number of words needed to be transferred and then proceeds to execute other tasks. When the transfer is made, the DMA requests memory cycles through the memory bus. When the request is granted by the memory controller, the DMA transfers the data directly into memory. The CPU merely delays its memory access operation to allow the direct memory I/O transfer. Since peripheral speed is usually slower than processor speed, I/O-memory transfers are infrequent compared to processor access to memory. DMA transfer is discussed in more detail in Sec. 11-6.

Many computers combine the interface logic with the requirements for direct memory access into one unit and call it an I/O processor (IOP). The IOP can handle many peripherals through a DMA and interrupt facility. In such a system, the computer is divided into three separate modules: the memory unit, the CPU, and the IOP. I/O processors are presented in Sec. 11-7.

Example of Programmed I/O

In the programmed I/O method, the I/O device does not have direct access to memory. A transfer from an I/O device to memory requires the execution of several instructions by the CPU, including an input instruction to transfer the data from the device to the CPU and a store instruction to transfer the data from the CPU to memory. Other instructions may be needed to verify that the data are available from the device and to count the numbers of words transferred.

interrupt

DMA

IOP

An example of data transfer from an I/O device through an interface into the CPU is shown in Fig. 11-10. The device transfers bytes of data one at a time as they are available. When a byte of data is available, the device places it in the I/O bus and enables its data valid line. The interface accepts the byte into its data register and enables the data accepted line. The interface sets a bit in the status register that we will refer to as an F or "flag" bit. The device can now disable the data valid line, but it will not transfer another byte until the data accepted line is disabled by the interface. This is according to the handshaking procedure established in Fig. 11-5.

A program is written for the computer to check the flag in the status register to determine if a byte has been placed in the data register by the I/O device. This is done by reading the status register into a CPU register and checking the value of the flag bit. If the flag is equal to 1, the CPU reads the data from the data register. The flag bit is then cleared to 0 by either the CPU or the interface, depending on how the interface circuits are designed. Once the flag is cleared, the interface disables the data accepted line and the device can then transfer the next data byte.

A flowchart of the program that must be written for the CPU is shown in Fig. 11-11. It is assumed that the device is sending a sequence of bytes that must be stored in memory. The transfer of each byte requires three instructions:

- 1. Read the status register.
- 2. Check the status of the flag bit and branch to step 1 if not set or to step 3 if set.
- 3. Read the data register.

Each byte is read into a CPU register and then transferred to memory with a store instruction. A common I/O programming task is to transfer a block of words from an I/O device and store them in a memory buffer. A program that




Figure 11-10 Data transfer from I/O device to CPU.

F = Flag bit




Figure 11-11 Flowchart for CPU program to input data.

stores input characters in a memory buffer using the instructions defined in Chap. 6 is listed in Table 6-21.

The programmed I/O method is particularly useful in small low-speed computers or in systems that are dedicated to monitor a device continuously. The difference in information transfer rate between the CPU and the I/O device makes this type of transfer inefficient. To see why this is inefficient, consider a typical computer that can execute the two instructions that read the status register and check the flag in 1 µs. Assume that the input device transfers its data at an average rate of 100 bytes per second. This is equivalent to one byte every 10,000 μ s. This means that the CPU will check the flag 10,000 times between each transfer. The CPU is wasting time while checking the flag instead of doing some other useful processing task.

Interrupt-Initiated I/O

An alternative to the CPU constantly monitoring the flag is to let the interface inform the computer when it is ready to transfer data. This mode of transfer uses the interrupt facility. While the CPU is running a program, it does not check the flag. However, when the flag is set, the computer is momentarily interrupted from proceeding with the current program and is informed of the fact that the flag has been set. The CPU deviates from what it is doing to take care of the input or output transfer. After the transfer is completed, the computer returns to the previous program to continue what it was doing before the interrupt.

The CPU responds to the interrupt signal by storing the return address from the program counter into a memory stack and then control branches to a service routine that processes the required I/O transfer. The way that the processor chooses the branch address of the service routine varies from one unit to another. In principle, there are two methods for accomplishing this. One is called *vectored interrupt* and the other, *nonvectored interrupt*. In a nonvectored interrupt, the branch address is assigned to a fixed location in memory. In a vectored interrupt, the source that interrupts supplies the branch information to the computer. This information is called the *interrupt vector*. In some computers the interrupt vector is the first address of the I/O service routine. In other computers the beginning address of the I/O service routine is stored. A system with vectored interrupt is demonstrated in Sec. 11-5.

Software Considerations

The previous discussion was concerned with the basic hardware needed to interface I/O devices to a computer system. A computer must also have software routines for controlling peripherals and for transfer of data between the processor and peripherals. I/O routines must issue control commands to activate the peripheral and to check the device status to determine when it is ready for data transfer. Once ready, information is transferred item by item until all the data are transferred. In some cases, a control command is then given to execute a device function such as stop tape or print characters. Error checking and other useful steps often accompany the transfers. In interrupt-controlled transfers, the I/O software must issue commands to the peripheral to interrupt when ready and to service the interrupt when it occurs. In DMA transfer, the I/O software must initiate the DMA channel to start its operation.

I/O routines

vectored interrupt

Software control of input-output equipment is a complex undertaking. For this reason I/O routines for standard peripherals are provided by the manufacturer as part of the computer system. They are usually included within the operating system. Most operating systems are supplied with a variety of I/O programs to support the particular line of peripherals offered for the computer. I/O routines are usually available as operating system procedures and the user refers to the established routines to specify the type of transfer required without going into detailed machine language programs.

11-5 Priority Interrupt

Pata transfer between the CPU and an I/O device is initiated by the CPU. However, the CPU cannot start the transfer unless the device is ready to communicate with the CPU. The readiness of the device can be determined from an interrupt signal. The CPU responds to the interrupt request by storing the return address from PC into a memory stack and then the program branches to a service routine that processes the required transfer. As discussed in Sec. 8-7 some processors also push the current PSW (program status word) onto the stack and load a new PSW for the service routine. We neglect the PSW here in order not to complicate the discussion of I/O interrupts.

In a typical application a number of I/O devices are attached to the computer, with each device being able to originate an interrupt request. The first task of the interrupt system is to identify the source of the interrupt. There is also the possibility that several sources will request service simultaneously. In this case the system must also decide which device to service first.

priority interrupt


polling

A priority interrupt is a system that establishes a priority over the various sources to determine which condition is to be serviced first when two or more requests arrive simultaneously. The system may also determine which conditions are permitted to interrupt the computer while another interrupt is being serviced. Higher-priority interrupt levels are assigned to requests which, if delayed or interrupted, could have serious consequences. Devices with highspeed transfers such as magnetic disks are given high priority, and slow devices such as keyboards receive low priority. When two devices interrupt the computer at the same time, the computer services the device, with the higher priority first.

Establishing the priority of simultaneous interrupts can be done by software or hardware. A polling procedure is used to identify the highest-priority source by software means. In this method there is one common branch address for all interrupts. The program that takes care of interrupts begins at the branch address and polls the interrupt sources in sequence. The order in which they are tested determines the priority of each interrupt. The highest-priority source is tested first, and if its interrupt signal is on, control branches to a service rottine for this source. Otherwise, the next-lower-priority source is tested, and source.

11-6 Direct Memory Access (DMA)

The transfer of data between a fast storage device such as magnetic disk and memory is often limited by the speed of the CPU. Removing the CPU from the path and letting the peripheral device manage the memory buses directly



418 CHAPTER ELEVEN Input-Output Organization

bus request

bus grant

burst transfer

would improve the speed of transfer. This transfer technique is called direct memory access (DMA). During DMA transfer, the CPU is idle and has no control of the memory buses. A DMA controller takes over the buses to manage the transfer directly between the I/O device and memory.

The CPU may be placed in an idle state in a variety of ways. One common method extensively used in microprocessors is to disable the buses through special control signals. Figure 11-16 shows two control signals in the CPU that facilitate the DMA transfer. The *bus request* (*BR*) input is used by the DMA controller to request the CPU to relinquish control of the buses. When this input is active, the CPU terminates the execution of the current instruction and places the address bus, the data bus, and the read and write lines into a high-impedance state. The high-impedance state behaves like an open circuit, which means that the output is disconnected and does not have a logic significance (see Sec. 4-3). The CPU activates the *bus grant* (*BG*) output to inform the external DMA that the buses are in the high-impedance state. The DMA that originated the bus request can now take control of the buses to conduct memory transfers without processor intervention. When the DMA terminates the transfer, it disables the bus request line. The CPU disables the bus grant, takes control of the buses, and returns to its normal operation.


When the DMA takes control of the bus system, it communicates directly with the memory. The transfer can be made in several ways. In DMA *burst transfer*, a block sequence consisting of a number of memory words is transferred in a continuous burst while the DMA controller is master of the memory buses. This mode of transfer is needed for fast devices such as magnetic disks, where data transmission cannot be stopped or slowed down until an entire block is transferred. An alternative technique called *cycle stealing* allows the DMA controller to transfer one data word at a time, after which it must return control of the buses to the CPU. The CPU merely delays its operation for one memory cycle to allow the direct memory I/O transfer to "steal" one memory cycle.

cycle stealing

DMA Controller

The DMA controller needs the usual circuits of an interface to communicate with the CPU and I/O device. In addition, it needs an address register, a word count register, and a set of address lines. The address register and address lines


Figure 11-16 CPU bus signals for DMA transfer.



are used for direct communication with the memory The word count register are used for the number of words that must be transferred. The word count register specifies the number of device and memory under the data transfer may be


specifies the file for the device and memory under control of the DMA. directly the service and memory under control of the DMA. Figure 11-17 shows the block diagram of a typical DMA controller. The Figure 11 Figure 11 for block diagram of a typical DMA for the DMA. unit communicates with the CPU via the data bus and control lines. The regunit communication of the original base of the selected by the data bus and control lines. The isters in the DS (DMA select) and RS (register select) is address bus by isters in the DS (DMA select) and RS (register select) inputs. The reg-enabling the DS (DMA select) and RS (register select) inputs. The RD (read) WR (write) inputs are bidirectional. When the RC (based of the RD (read)) enabling the point inputs are bidirectional. When the BG (bus grant) input is 0_i and WR (write) inputs are bidirectional. When the BG (bus grant) input is 0_i and WR (which is a numericate with the DMA registers through the data bus to the DMA registers. When BG = 1 the ODMA is to the CPU can be DMA registers through the data bus to read from or write to the DMA registers. When BG = 1, the CPU has relinread from on the DMA can communicate directly with the memory by a situation of the data bus to quished the buses and the address bus and activating the RD. quished the backet in the address bus and activating the RD or WR control. specifying an accommunicates with the external peripheral through the request The DMA communicates by using a prescribed handshaking rough the request

The DMA controller has three registers: an odd. The DMA controller has three registers: an address register, a word count register, and a control register. The address register contains an address of a word neify the desired location in memory. The address his an address his and address his a ddress his and address his and address his and address his address his and address his address h count register, to specify the desired location in memory. The address bits go through bus to specify the address bus. The address register is incremented after each buffers into the address bus. The word count register has a set of the set of t buffers into the buffers incremented after each word that is transferred to memory. The word count register holds the numword that to be transferred. This register is decremented by one after each ber of words to be transferred tested for zero. The control words in ternally tested for zero. ber of words and internally tested for zero. The control register specifies the word transfer. All registers in the DMA appear to the CDU mode of transfer. All registers in the DMA appear to the CPU as I/O inter-



SECTION 11-6 Direct Memory Access (DMA) 419
are used for direct communication with the memory The word count register specifies the number of words that must be transferred. The data transfer may be figure 11-17 shows the block diagram of a typical DMA controller. The are selected by the CPU through the address bus by the CPU through the address bus by the CPU through the address bus by the CPU can communicate with the DMA registers shrough the data bus grant) inputs is 0, the CPU can communicate with the DMA registers through the data bus is from or write to the DMA registers. When BG = 1, the CPU has register selecity with the memory by the CPU can communicate with the DMA registers through the data bus is not pushed the buses and the DMA can communicate directly with the memory by the CPU can communicates with the external peripheral through the request and acknowledge lines by using a prescribed handshaking procedure.

and acknowled a controller has three registers: an address register, a word count register, and a control register. The address register contains an address to specify the desired location in memory. The address bits go through bus buffers into the address bus. The address register is incremented after each word that is transferred to memory. The word count register holds the number of words to be transferred. This register is decremented by one after each word transfer and internally tested for zero. The control register specifies the mode of transfer. All registers in the DMA appear to the CPU as I/O interface registers. Thus the CPU can read from or write into the DMA registers



CHAPTER ELEVEN Input-Output Organization

420

The DMA is first initialized by the CPU. After that, the DMA starts and , continues to transfer data between memory and peripheral unit until an entire block is transferred. The initialization process is essentially a program consisting of I/O instructions that include the address for selecting particular DMA registers. The CPU initializes the DMA by sending the following information through the data bus:

- The starting address of the memory block where data are available (for read) or where data are to be stored (for write)
- 2. The word count, which is the number of words in the memory block
- 3. Control to specify the mode of transfer such as read or write
- 4. A control to start the DMA transfer

The starting address is stored in the address register. The word count is stored in the word count register, and the control information in the control register. Once the DMA is initialized, the CPU stops communicating with the DMA unless it receives an interrupt signal or if it wants to check how many words have been transferred.

DMA Transfer

The position of the DMA controller among the other components in a computer system is illustrated in Fig. 11-18. The CPU communicates with the DMA through the address and data buses as with any interface unit. The DMA has its own address, which activates the DS and RS lines. The CPU initializes the DMA through the data bus. Once the DMA receives the start control command, it can start the transfer between the peripheral device and the memory. When the peripheral device sends a DMA request, the DMA controller activates the BR line, informing the CPU to relinquish the buses. The CPU responds with its BG line, informing the DMA that its buses are disabled. The DMA then puts the current value of its address register into the address bus, initiates the RD or WR signal, and sends a DMA acknowledge to the peripheral device. Note that the RD and WR lines in the DMA controller are bidirectional. The direction of transfer depends on the status of the BG line. When BG = 0, the RD and WR are input lines allowing the CPU to communicate with the internal DMA registers. When BG = 1, the *RD* and *WR* are output lines from the DMA controller to the random-access memory to specify the read or write operation for the data.

When the peripheral device receives a DMA acknowledge, it puts a word in the data bus (for write) or receives a word from the data bus (for read). Thus the DMA controls the read or write operations and supplies the address for the memory. The peripheral unit can then communicate with memory through the data bus for direct transfer between the two units while the CPU is momentarily disabled.




Figure 11-18 DMA transfer in a computer system.


For each word that is transferred, the DMA increments its address register and decrements its word count register. If the word count does not reach zero, the DMA checks the request line coming from the peripheral. For a highspeed device, the line will be active as soon as the previous transfer is completed. A second transfer is then initiated, and the process continues until the entire block is transferred. If the peripheral speed is slower, the DMA request line may come somewhat later. In this case the DMA disables the bus request line so that the CPU can continue to execute its program. When the peripheral requests a transfer, the DMA requests the buses again.

If the word count register reaches zero, the DMA stops any further transfer and removes its bus request. It also informs the CPU of the termination by PTER ELEVEN Input-Output Organization

means of an interrupt. When the CPU responds to the interrupt, it reads the content of the word count register. The zero value of this register indicates that all the words were transferred successfully. The CPU can read this register at any time to check the number of words already transferred.

A DMA controller may have more than one channel. In this case, each channel has a request and acknowledge pair of control signals which are connected to separate peripheral devices. Each channel also has its own address register and word count register within the DMA controller. A priority among the channels may be established so that channels with high priority are serviced before channels with lower priority.

DMA transfer is very useful in many applications. It is used for fast transfer of information between magnetic disks and memory. It is also useful for updating the display in an interactive terminal. Typically, an image of the screen display of the terminal is kept in memory which can be updated under program control. The contents of the memory can be transferred to the screen periodically by means of DMA transfer.



IN THIS CHAPTER

- 12-1 Memory Hierarchy
- 12.2 Main Memory
- 12-3 Auxiliary Memory
- 12-4 Associative Memory
- 12.5 Cache Memory
- 12.6 Virtual Memory
- 12.7 Memory Management Hardware

12-1 Memory Hierarchy

auxiliary memory

The memory unit is an essential component in any digital computer since it is needed for storing programs and data. A very small computer with a limited application may be able to fulfill its intended task without the need of additional storage capacity. Most general-purpose computers would run more efficiently if they were equipped with additional storage beyond the capacity of the main memory. There is just not enough space in one memory unit to accommodate all the programs used in a typical computer. Moreover, most computer users accumulate and continue to accumulate large amounts of data-processing software. Not all accumulated information is needed by the processor at the same time. Therefore, it is more economical to use low-cost storage devices to serve as a backup for storing the information that is not currently used by the CPU. The memory unit that communicates directly with the CPU is called the main memory. Devices that provide backup storage are called auxiliary memory. The most common a uniliary memory devices used in computer systems are magnetic disks and tapes. They are used for storing system programs, large data files, and other backup information. Only programs and data currently needed by the processor reside in main memory. All

445

other information is stored in auxiliary memory and transferred to main memory when needed.

The total memory capacity of a computer can be visualized as being a hierarchy of emponents. The memory hierarchy system consists of all storage devices employed in a computer system from the slow but high-capacity auxiliary memory to a relatively faster main memory, to an even smaller and faster cache memory accessible to the high-speed processing logic. Figure 12-1 illustrates the components in a typical memory hierarchy. At the bottom of the hierarchy are the relatively slow magnetic tapes used to store removable files. Next are the magnetic disks used as backup storage. The main memory occur pies a central position by being able to communicate directly with the CPU and with auxiliary memory devices through an t/O processor. When programs not residing in main memory are needed by the CPU, they are brought in from auxiliary memory. Programs not currently needed in main memory are transferred into auxiliary memory to provide space for currently used programs and data.

cache memory

A special very-high-speed memory called a cash is sometimes used to increase the speed of processing by making current programs and data available to the CPU at a rapid rate. The cache memory is employed in computer systems to compensate for the speed differential between main memory access time and processor logic. CPU logic is usually faster than main memory access time, with the result that processing speed is limited primarily by the speed of main memory. A technique used to compensate for the mismatch in operating speeds is to employ an extremely fast, small cache between the CPU and main memory whose access time is close to processor logic clock cycle time. The cache is used for storing segments of programs currently being executed in the CPU and temporary data frequently needed in the present calculations.




Figure 12-1 Memory hierarchy in a computer system.

By making programs and data available at a rapid rate, it is possible to increase the performance rate of the computer.

While the I/O processor manages data transfers between auxiliary memory and main memory, the cache organization is concerned with the transfer of information between main memory and CPU. Thus each is involved with a different level in the memory hierarchy system. The reason for having two or three levels of memory hierarchy is economics. As the storage capacity of the memory increases, the cost per bit forstoring binary information decreases and the access time of the memory becomes longer. The auxiliary memory has a large storage capacity, is relatively inexpensive, but has low access speed compared to main memory. The cache memory is very small, relatively expensive, and has very high access speed. Thus as the memory access speed increases, so does its relative cost. The overall goal of using a memory hierarchy is to obtain the highest-possible average access speed while minimizing the total cost of the entire memory system.

Auxiliary and cache memories are used for different purposes. The cache holds those parts of the program and data that are most heavily used, while the auxiliary memory holds those parts that are not presently used by the CPU. Moreover, the CPU has direct access to both cache and main memory but not to auxiliary memory. The transfer from auxiliary to main memory is usually done by means of direct memory access of large blocks of data. The typical access time ratio between cache and main memory is about 1 to 7. For example, a typical cache memory may have an access time of 100 ns, while main memory access time may be 700 ns. Auxiliary memory average access time is usually 1000 times that of main memory. Block size in auxiliary memory typically ranges from 256 to 2048 words, while cache block size is typically from 1 to 16 words.

multiprogramming

Many operating systems are designed to enable the CPU to process a number of independent programs concurrently. This concept, called *multiprogramming*, refers to the existence of two or more programs in different parts of the memory hierarchy at the same time. In this way it is possible to keep all parts of the computer busy by working with several programs in sequence. For example, suppose that a program is being executed in the CPU and an I/O transfer is required. The CPU initiates the I/O processor to start executing the transfer. This leaves the CPU free to execute another program. In a multiprogramming system, when one program is waiting for input or output transfer, there is another program ready to utilize the CPU.

With multiprogramming the need arises for running partial programs, for varying the amount of main memory in use by a given program, and for moving programs around the memory hierarchy. Computer programs are sometimes too long to be accommodated in the total space available in main memory. Moreover, a computer system uses many programs and all the programs cannot reside in main memory at all times. A program with its data normally resides in auxiliary memory. When the program or a segment of the program is to be executed, it is transferred to main memory to be executed by the CPU. Thus one may think of auxiliary memory as containing the totality of information stored in a computer system. It is the task of the operating system to maintain in main memory a portion of this information that is currently active. The part of the computer system that supervises the flow of information between auxiliary memory and main memory is called the memory management system. The hardware for a memory management system is presented in Sec. 12-7.

Main Memory 12-2

The main memory is the central storage unit in a computer system. It is a relatively large and fast memory used to store programs and data during the computer operation. The principal technology used for the main memory is based on semiconductor integrated circuits. Integrated circuit RAM chips are available in two possible operating modes, static and dynamic. The static RAM consists essentially of internal flip-flops that store the binary information. The stored information remains valid as long as power is applied to the unit. The dynamic RAM stores the binary information in the form of electric charges that are applied to capacitors. The capacitors are provided inside the chip by MOS transistors. The stored charge on the capacitors tend to discharge with time and the capacitors must be periodically recharged by refreshing the dynamic memory. Refreshing is done by cycling through the words every few milliseconds to restore the decaying charge. The dynamic RAM offers reduced power consumption and larger storage capacity in a single memory chip. The static RAM is easier to use and has shorter read and write cycles.

Most of the main memory in a general-purpose computer is made up of RAM integrated circuit chips, but a portion of the memory may be constructed with ROM chips. Originally, RAM was used to refer to a random-access memory, but now it is used to designate a read/write memory to distinguish it from a read-only memory, although ROM is also random access. RAM is used for storing the bulk of the programs and data that are subject to change. ROM is used for storing programs that are permanently resident in the computer and for tables of constants that do not change in value once the production of the computer is completed.

Among other things, the ROM portion of main memory is needed for bootstrap loader storing an initial program called a bootstrap loader. The bootstrap loader is a program whose function is to start the computer software operating when power is turned on. Since RAM is volatile, its contents are destroyed when power is turned off. The contents of ROM remain unchanged after power is turned off and on again. The startup of a computer consists of turning the power on and starting the execution of an initial program. Thus when power is turned on, the hardware of the computer sets the program counter to the

random-access memory (RAM)

read-only memory (ROM)

computer startup


first address of the bootstrap loader. The bootstrap program loads a portion of the operating system from disk to main memory and control is then transferred to the operating system, which prepares the computer for general use.

RAM and ROM chips are available in a variety of sizes. If the memory needed for the computer is larger than the capacity of one chip, it is necessary to combine a number of chips to form the required memory size. To demonstrate the chip interconnection, we will show an example of a 1024 × 8 memory constructed with 128 × 8 RAM chips and 512 × 8 ROM chips.

RAM and ROM Chips

A RAM chip is better suited for communication with the CPU if it has one or more control inputs that select the chip only when needed. Another common feature is a bidirectional data bus that allows the transfer of data either from memory to CPU during a read operation, or from CPU to memory during a write operation. A bidirectional bus can be constructed with three-state buffers. A three-state buffer output can be placed in one of three possible states: a signal equivalent to logic 1, a signal equivalent to logic 0, or a highimpedance state. The logic 1 and 0 are normal digital signals. The highimpedance state behaves like an open circuit, which means that the output does not carry a signal and has no logic significance.

The block diagram of a RAM chip is shown in Fig. 12-2. The capacity of the memory is 128 words of eight bits (one byte) per word. This requires a 7-bit





(a) Block diagram

CSI	$\overline{\text{CS2}}$	RD	WR	Memory function	State of data bus
0	0	×	×	Inhibit	High-impedance
0	1	×	×	Inhibit	High-impedance
- I	0	0	0	Inhibit	High-impedance
- I	0	0	- I	Write	Input data to RAM
1	0	1	×	Read	Output data from RAM
- 1	Т	×	×	Inlubit	High-impedance

⁽b) Function table

bidirectional bus

address and an 8-bit bidirectional data bus. The read and write inputs specithe memory operation and the two chips select (CS) control inputs are for enabling the chip only when it is selected by the microprocessor. The availabiity of more than one control input to select the chip facilitates the decoding of the address lines when multiple chips are used in the microcomputer. The read and write inputs are sometimes combined into one line labeled R/W. When the chip is selected, the two binary states in this line specify the two operations of read or write.

The function table listed in Fig. 12-2(b) specifies the operation of the RAM. chip. The unit is in operation only when CS1 = 1 and $\overline{CS2}$ = 0. The bar on top of the second select variable indicates that this input is enabled when it is equal to 0. If the chip select inputs are not enabled, or if they are enabled but the read or write inputs are not enabled, the memory is inhibited and its data bus is in a high-impedance state. When CS1 = 1 and $\overline{CS2}$ = 0, the memory can be placed in a write or read mode. When the WR input is enabled, the memory stores a byte from the data bus into a location specified by the address input lines. When the RD input is enabled, the content of the selected byte is placed into the data bus. The RD and WR signals control the memory operation as well as the bus buffers associated with the bidirectional data bus.

A ROM chip is organized externally in a similar manner. However, since a ROM can only read, the data bus can only be in an output mode. The block diagram of a ROM chip is shown in Fig. 12-3. For the same-size chip, it is possible to have more bits of ROM than of RAM, because the internal binary cells in ROM occupy less space than in RAM. For this reason, the diagram specifies a 512-byte ROM, while the RAM has only 128 bytes.

The nine address lines in the ROM chip specify any one of the 512 bytes stored in it. The two chip select inputs must be CS1 = 1 and $\overline{CS2} = 0$ for the unit to operate. Otherwise, the data bus is in a high-impedance state. There is no need for a read or write control because the unit can only read. Thus when the chip is enabled by the two select inputs, the byte selected by the address lines appears on the data bus.

Memory Address Map

The designer of a computer system must calculate the amount of memory required for the particular application and assign it to either RAM or ROM. The interconnection between memory and processor is then established from knowledge of the size of memory needed and the type of RAM and ROM chips available. The addressing of memory can be established by means of a table that specifies the memory address assigned to each chip. The table, called a *memory address map*, is a pictorial representation of assigned address space for each chip in the system.

To demonstrate with a particular example, assume that a computer system needs 512 bytes of RAM and 512 bytes of ROM. The RAM and ROM chips




Figure 12-3 Typical ROM chip.

to be used are specified in Figs. 12-2 and 12-3. The memory address map for this configuration is shown in Table 12-1. The component column specifies whether a RAM or a ROM chip is used. The hexadecimal address column assigns a range of hexadecimal equivalent addresses for each chip. The address bus lines are listed in the third column. Although there are 16 lines in the address bus, the table shows only 10 lines because the other 6 are not used in this example and are assumed to be zero. The small x's under the address bus lines designate those lines that must be connected to the address inputs in each chip. The RAM chips have 128 bytes and need seven address lines. The ROM chip has 512 bytes and needs 9 address lines. The x's are always assigned to the low-order bus lines: lines 1 through 7 for the RAM and lines 1 through 9 for the ROM. It is now necessary to distinguish between four RAM chips by assigning to each a different address. For this particular example we choose bus lines 8 and 9 to represent four distinct binary combinations. Note that any other pair of unused bus lines can be chosen for this purpose. The table clearly shows that the nine low-order bus lines constitute a memory space for RAM equal to 2⁹ = 512 bytes. The distinction between a RAM and ROM address is done with another bus line. Here we choose line 10 for this purpose. When line 10 is 0, the CPU selects a RAM, and when this line is equal to 1, it selects the ROM.

The equivalent hexadecimal address for each chip is obtained from the information under the address bus assignment. The address bus lines are

	Hexadecimal	Address bus									
Component	address	10	9	8	7	6	5	4	3	2	t
RAM 1	0000-007F	0	0	0.	x	x	x	x	x	x	x
RAM 2	008000FF	0	0	1	х	х	x	х	х	х	х
RAM 3	0100-017F	0	1	0	х	х	х	х	х	х	х
RAM 4	0180-01FF	0	1	1	х	х	х	х	х	х	х
ROM	0200-03FF	1	x	х	х	х	x	х	х	х	х

TABLE 12-1 Memory Address Map for Microprocomputer

subdivided into groups of four bits each so that each group can be represented with a hexadecimal digit. The first hexadecimal digit represents lines 13 to 16 and is always 0. The next hexadecimal digit represents lines 9 to 12, but lines 11 and 12 are always 0. The range of hexadecimal addresses for each component is determined from the x's associated with it. These x's represent a binary number that can range from an all-0's to an all-1's value.

Memory Connection to CPU

RAM and ROM chips are connected to a CPU through the data and address buses. The low-order lines in the address bus select the byte within the chips and other lines in the address bus select a particular chip through its chip select inputs. The connection of memory chips to the CPU is shown in Fig. 12-4. This configuration gives a memory capacity of 512 bytes of RAM and 512 bytes of ROM. It implements the memory map of Table 12-1. Each RAM receives the seven low-order bits of the address bus to select one of 128 possible bytes. The particular RAM chip selected is determined from lines 8 and 9 in the address bus. This is done through a 2×4 decoder whose outputs go to the CS1 inputs in each RAM chip. Thus, when address lines 8 and 9 are equal to 00, the first RAM chip is selected. When 01, the second RAM chip is selected, and so on. The RD and WR outputs from the microprocessor are applied to the inputs of each RAM chip.

The selection between RAM and ROM is achieved through bus line 10. The RAMs are selected when the bit in this line is 0, and the ROM when the bit is 1. The other chip select input in the ROM is connected to the RD control line for the ROM chip to be enabled only during a read operation. Address bus lines 1 to 9 are applied to the input address of ROM without going through the decoder. This assigns addresses 0 to 511 to RAM and 512 to 1023 to ROM. The data bus of the ROM has only an output capability, whereas the data bus connected to the RAMs can transfer information in both directions.

The example just shown gives an indication of the interconnection complexity that can exist between memory chips and the CPU. The more chips that are connected, the more external decoders are required for selection among the chips. The designer must establish a memory map that assigns addresses to the various chips from which the required connections are determined.

12-3 Auxiliary Memory

The most common auxiliary memory devices used in computer systems are magnetic disks and tapes. Other components used, but not as frequently, are magnetic drums, magnetic bubble memory, and optical disks. To understand fully the physical mechanism of auxiliary memory devices one must have a knowledge of magnetics, electronics, and electromechanical systems. Al-




Figure 12-4 Memory connection to the CPU.

though the physical properties of these storage devices can be quite complex, their logical properties can be characterized and compared by a few parameters. The important characteristics of any device are its access mode, access time, transfer rate, capacity, and cost.

The average time required to reach a storage location in memory and obtain its contents is called the access time. In electromechanical devices with moving parts such as disks and tapes, the access time consists of a *seek* time required to position the read-write head to a location and a *transfer* time required to transfer data to or from the device. Because the seek time is usually much longer than the transfer time, auxiliary storage is organized in records or blocks. A record is a specified number of characters or words. Reading or writing is always done on entire records. The transfer rate is the number of characters or words that the device can transfer per second, after it has been positioned at the beginning of the record.

Magnetic drums and disks are quite similar in operation. Both consist of high-speed rotating surfaces coated with a magnetic recording medium. The rotating surface of the drum is a cylinder and that of the disk, a round flat plate. The recording surface rotates at uniform speed and is not started or stopped during access operations. Bits are recorded as magnetic spots on the surface as it passes a stationary mechanism called a *write head*. Stored bits are detected by a change in magnetic field produced by a recorded spot on the surface as it passes through a *read head*. The amount of surface available for recording in a disk is greater than in a drum of equal physical size. Therefore, more information can be stored on a disk than on a drum of comparable size. For this reason, disks have replaced drums in more recent computers.

Magnetic Disks

A magnetic disk is a circular plate constructed of metal or plastic coated with magnetized material. Often both sides of the disk are used and several disks may be stacked on one spindle with read/write heads available on each surface. All disks rotate together at high speed and are not stopped or started for access purposes. Bits are stored in the magnetized surface in spots along concentric circles called tracks. The tracks are commonly divided into sections called sectors. In most systems, the minimum quantity of information which can be transferred is a sector. The subdivision of one disk surface into tracks and sectors is shown in Fig. 12-5.

Some units use a single read/write head for each disk surface. In this type of unit, the track address bits are used by a mechanical assembly to move the head into the specified track position before reading or writing. In other disk systems, separate read/write heads are provided for each track in each surface. The address bits can then select a particular track electronically through a decoder circuit. This type of unit is more expensive and is found only in very large computer systems.

Permanent timing tracks are used in disks to synchronize the bits and




Figure 12-5 Magnetic disk.

recognize the sectors. A disk system is addressed by address bits that specify the disk number, the disk surface, the sector number and the track within the sector. After the read/write heads are positioned in the specified track, the system has to wait until the rotating disk reaches the specified sector under the read/write head. Information transfer is very fast once the beginning of a sector has been reached. Disks may have multiple heads and simultaneous transfer of bits from several tracks at the same time.

A track in a given sector near the circumference is longer than a track near the center of the disk. If bits are recorded with equal density, some tracks will contain more recorded bits than others. To make all the records in a sector of equal length, some disks use a variable recording density with higher density on tracks near the center than on tracks near the circumference. This equalizes the number of bits on all tracks of a given sector.

Disks that are permanently attached to the unit assembly and cannot be removed by the occasional user are called *hard disks*. A disk drive with removable disks is called a *floppy disk*. The disks used with a floppy disk drive are small removable disks made of plastic coated with magnetic recording material. There are two sizes commonly used, with diameters of 5.25 and 3.5 inches. The 3.5-inch disks are smaller and can store more data than can the 5.25-inch disks. Floppy disks are extensively used in personal computers as a medium for distributing software to computer users.

Magnetic Tape

A magnetic tape transport consists of the electrical, mechanical, and electronic components to provide the parts and control mechanism for a magnetic-tape unit. The tape itself is a strip of plastic coated with a magnetic recording medium. Bits are recorded as magnetic spots on the tape along several tracks. Usually, seven or nine bits are recorded simultaneously to form a character together with a parity bit. Read/write heads are mounted one in each track so that data can be recorded and read as a sequence of characters.

Magnetic tape units can be stopped, started to move forward or in reverse, or can be rewound. However, they cannot be started or stopped fast enough between individual characters. For this reason, information is recorded in blocks referred to as records. Gaps of unrecorded tape are inserted between records where the tape can be stopped. The tape starts moving while in a gap and attains its constant speed by the time it reaches the next record. Each record on tape has an identification bit pattern at the beginning and end. By reading the bit pattern at the beginning, the tape control identifies the record number. By reading the bit pattern at the end of the record, the control recorgnizes the beginning of a gap. A tape unit is addressed by specifying the record number and the number of characters in the record. Records may be of fixed or variable length.

12-4 Associative Memory

Many data-processing applications require the search of items in a table stored in memory. An assembler program searches the symbol address table in order to extract the symbol's binary equivalent. An account number may be searched in a file to determine the holder's name and account status. The established way to search a table is to store all items where they can be addressed in sequence. The search procedure is a strategy for choosing a sequence of addresses, reading the content of memory at each address, and comparing the information read with the item being searched until a match occurs. The number of accesses to memory depends on the location of the item and the efficiency of the search algorithm. Many search algorithms have been developed to minimize the number of accesses while searching for an item in a random or sequential access memory.

The time required to find an item stored in memory can be reduced considerably if stored data can be identified for access by the content of the data itself rather than by an address. A memory unit accessed by content is called an associative memory or content addressable memory (CAM). This type of memory is accessed simultaneously and in parallel on the basis of data content rather than by specific address or location. When a word is written in an associative memory, no address is given. The memory is capable of finding an empty unused location to store the word. When a word is to be read from an associative memory, the content of the word, or part of the word, is specified. The memory locates all words which match the specified content and marks them for reading.

Because of its organization, the associative memory is uniquely suited to do parallel searches by data association. Moreover, searches can be done on


content addressable memory an entire word or on a specific field within a word. An associative memory is more expensive than a random access memory because each cell must have storage capability as well as logic circuits for matching its content with an external argument. For this reason, associative memories are used in applications where the search time is very critical and must be very short.

Hardware Organization

The block diagram of an associative memory is shown in Fig. 12-6. It consists of a memory array and logic for m words with n bits per word. The argument register A and key register K each have n bits, one for each bit of a word. The memory is compared in parallel with the content of the argument register. The words that match the bits of the argument register set a corresponding bit in the match register that have been set indicate the fact that their corresponding words have been matched. Reading is accomplished by a sequential access to memory for those words whose corresponding bits in the match register have been set.

The key register provides a mask for choosing a particular field or key in the argument word. The entire argument is compared with each memory word if the key register contains all 1's. Otherwise, only those bits in the argument that have 1's in their corresponding position of the key register are compared. Thus the key provides a mask or identifying piece of information which

Figure 12-6 Block diagram of associative memory.




specifies how the reference to memory is made. To illustrate with a numerical example, suppose that the argument register A and the key register K have the bit configuration shown below. Only the three leftmost bits of A are compared with memory words because K has 1's in these positions.

Α	101 111100	
Κ	111 000000	
Word 1	100 111100	no match
Word 2	101 000001	match

Word 2 matches the unmasked argument field because the three leftmost bits of the argument and the word are equal.

The relation between the memory array and external registers in an associative memory is shown in Fig. 12-7. The cells in the array are marked by the letter C with two subcripts. The first subscript gives the word number and the second specifies the bit position in the word. Thus cell C_{ij} is the cell for bit j in word i. A bit A_j in the argument register is compared with all the bits in column j of the array provided that $K_j = 1$. This is done for all columns j = 1, 2, ..., n. If a match occurs between all the unmasked bits of the argument and the bits in word i, the corresponding bit M_i in the match register is set to 1. If one or more unmasked bits of the argument and the word do not match, M_i is cleared to 0.





The internal organization of a typical cell C_{ij} is shown in Fig. 12-8. It consists of a flip-flop storage element F_{ij} and the circuits for reading, writing, and matching the cell. The input bit is transferred into the storage cell during a write operation. The bit stored is read out during a read operation. The match logic compares the content of the storage cell with the corresponding unmasked bit of the argument and provides an output for the decision logic that sets the bit in M_{i} .

Match Logic

The match logic for each word can be derived from the comparison algorithm for two binary numbers. First, we *neglect* the key bits and compare the argument in A with the bits stored in the cells of the words. Word i is equal to the argument in A if $A_j = F_i$ for j = 1, 2, ..., n. Two bits are equal if they are both 1 or both 0. The equality of two bits can be expressed logically by the Boolean function

$$x_j = A_j F_g + A_j' F_g'$$

where $x_j = 1$ if the pair of bits in position *j* are equal; otherwise, $x_j = 0$.

For a word *i* to be equal to the argument in A we must have all x_j variables equal to 1. This is the condition for setting the corresponding match bit M_i to 1. The Boolean function for this condition is

$$M_r = x_1 x_2 x_3 \cdots x_n$$

and constitutes the AND operation of all pairs of matched bits in a word.




Figure 12-8 One cell of associative memory.

We now include the key bit K_i in the comparison logic. The requirement is that if $K_j = 0$, the corresponding bits of A_j and F_{ij} need no comparison. Only when $K_j = 1$ must they be compared. This requirement is achieved by ORing each term with K'_i , thus:

$$x_j + K'_j = \begin{cases} x_j & \text{if } K_j = 1\\ 1 & \text{if } K_j = 0 \end{cases}$$

When $K_i = 1$, we have $K'_i = 0$ and $x_i + 0 = x_j$. When $K_i = 0$, then $K'_i = 1$ and $x_i + 1 = 1$. A term $(x_i + K'_i)$ will be in the 1 state if its pair of bits is not compared. This is necessary because each term is ANDed with all other terms so that an output of 1 will have no effect. The comparison of the bits has an effect only when $K_i = 1$.

The match logic for word *i* in an associative memory can now be expressed by the following Boolean function:

$$M_i = (x_1 + K_1')(x_2 + K_2')(x_3 + K_3') \cdots (x_n + K_n')$$

Each term in the expression will be equal to 1 if its corresponding $K_i = 0$. If $K_i = 1$, the term will be either 0 or 1 depending on the value of x_i . A match will occur and M_i will be equal to 1 if all terms are equal to 1.

If we substitute the original definition of x_{ij} the Boolean function above can be expressed as follows:

$$M_{i} = \prod_{j=1}^{n} (A_{j}F_{ij} + A_{j}'F_{ij}' + K_{j}')$$

where Π is a product symbol designating the AND operation of all *n* terms. We need *m* such functions, one for each word *i* = 1, 2, 3, ..., *m*.

The circuit for matching one word is shown in Fig. 12-9. Each cell requires two AND gates and one OR gate. The inverters for A_i and K_j are needed once for each column and are used for all bits in the column. The output of all OR gates in the cells of the same word go to the input of a common AND gate to generate the match signal for M_i . M_i will be logic 1 if a match occurs and 0 if no match occurs. Note that if the key register contains all 0's, output M_i will be a 1 irrespective of the value of A or the word. This occurrence must be avoided during normal operation.

Read Operation

If more than one word in memory matches the unmasked argument field, all the matched words will have 1's in the corresponding bit position of the match register. It is then necessary to scan the bits of the match register one at a time. The matched words are read in sequence by applying a read signal to each word line whose corresponding M_i bit is a 1.




Figure 12-9 Match logic for one word of associative memory.

In most applications, the associative memory stores a table with no two identical items under a given key. In this case, only one word may match the unmasked argument field. By connecting output M_i directly to the read line in the same word position (instead of the *M* register), the content of the matched word will be presented automatically at the output lines and no special read command signal is needed. Furthermore, if we exclude words having a zero content, an all-zero output will indicate that no match occurred and that the searched item is not available in memory.

Write Operation

An associative memory must have a write capability for storing the information to be searched. Writing in an associative memory can take different forms, depending on the application. If the entire memory is loaded with new information at once prior to a search operation then the writing can be done by addressing each location in sequence. This will make the device a random-access memory for writing and a content addressable memory for reading. The advantage here is that the address for input can be decoded as in a random-access memory. Thus instead of having *m* address lines, one for each word in memory, the number of address lines can be reduced by the decoder to *d* lines, where $m = 2^d$.

locality of reference

If unwanted words have to be deleted and new words inserted one at a time, there is a need for a special register to distinguish between active and inactive words. This register, sometimes called a *tag register*, would have as many bits as there are words in the memory. For every active word stored in memory, the corresponding bit in the tag register is set to 1. A word is deleted from memory by clearing its tag bit to 0. Words are stored in memory by clearing its tag bit to 0. Words are stored in memory by clearing its tag bit to 0. Words are stored in memory by scanning the tag register until the first 0 bit is encountered. This gives the first available inactive word and a position for writing a new word. After the new word is stored in memory it is made active by setting its tag bit to 1. An unwanted word when deleted from memory can be cleared to all 0's if this value is used to specify an empty location. Moreover, the words that have a tag bit of 0 must be masked (together with the K_b bits) with the argument word so that only active words are compared.

12-5 Cache Memory

Analysis of a large number of typical programs has shown that the references to memory at any given interval of time tend to be confined within a few localized areas in memory. This phenomenon is known as the property of locality of reference. The reason for this property may be understood considering that a typical computer program flows in a straight-line fashion with program loops and subroutine calls encountered frequently. When a program loop is executed, the CPU repeatedly refers to the set of instructions in memory that constitute the loop. Every time a given subroutine is called, its set of instructions are fetched from memory. Thus loops and subroutines tend to localize the references to memory for fetching instructions. To a lesser degree, memory references to data also tend to be localized. Table-lookup procedures repeatedly refer to that portion in memory where the table is stored. Iterative procedures refer to common memory locations and array of numbers are confined within a local portion of memory. The result of all these observations is the locality of reference property, which states that over a short interval of time, the addresses generated by a typical program refer to a few localized areas of memory repeatedly, while the remainder of memory is accessed relatively infrequently.

If the active portions of the program and data are placed in a fast small memory, the average memory access time can be reduced, thus reducing the total execution time of the program. Such a fast small memory is referred to as a *cache memory*. It is placed between the CPU and main memory as illustrated in Fig. 12-1. The cache memory access time is less than the access time of main memory by a factor of 5 to 10. The cache is the fastest component in the memory hierarchy and approaches the speed of CPU components.

The fundamental idea of cache organization is that by keeping the most frequently accessed instructions and data in the fast cache memory, the average memory access time will approach the access time of the cache. Although the cache is only a small fraction of the size of main memory, a large fraction of memory requests will be found in the fast cache memory because of the locality of reference property of programs.

The basic operation of the cache is as follows. When the CPU needs to access memory, the cache is examined. If the word is found in the cache, it is read from the fast memory. If the word addressed by the CPU is not found in the cache, the main memory is accessed to read the word. A block of words containing the one just accessed is then transferred from main memory to cache memory. The block size may vary from one word (the one just accessed) to about 16 words adjacent to the one just accessed. In this manner, some data are transferred to cache so that future references to memory find the required words in the fast cache memory.

The performance of cache memory is frequently measured in terms of a quantity called *hit ratio*. When the CPU refers to memory and finds the word in cache, it is said to produce a *hit*. If the word is not found in cache, it is in main memory and it counts as a *miss*. The ratio of the number of hits divided by the total CPU references to memory (hits plus misses) is the hit ratio. The hit ratio is best measured experimentally by running representative programs in the computer and measuring the number of hits and misses during a given interval of time. Hit ratios of 0.9 and higher have been reported. This high ratio verifies the validity of the locality of reference property.

The average memory access time of a computer system can be improved considerably by use of a cache. If the hit ratio is high enough so that most of the time the CPU accesses the cache instead of main memory, the average access time is closer to the access time of the fast cache memory. For example, a computer with cache access time of 100 ns, a main memory access time of 1000 ns, and a hit ratio of 0.9 produces an average access time of 200 ns. This is a considerable improvement over a similar computer without a cache memory, whose access time is 1000 ns.

The basic characteristic of cache memory is its fast access time. Therefore, very little or no time must be wasted when searching for words in the cache. The transformation of data from main memory to cache memory is referred to as a *mapping* process. Three types of mapping procedures are of practical interest when considering the organization of cache memory:

- Associative mapping
- 2. Direct mapping
- 3. Set-associative mapping

To help in the discussion of these three mapping procedures we will use a specific example of a memory organization as shown in Fig. 12-10. The main memory can store 32K words of 12 bits each. The cache is capable of storing 512 of these words at any given time. For every word stored in cache, there is

hit ratio

mapping





Figure 12-10 Example of cache memory.

a duplicate copy in main memory. The CPU communicates with both memories. It first sends a 15-bit address to cache. If there is a hit, the CPU accepts the 12-bit data from cache. If there is a miss, the CPU reads the word from main memory and the word is then transferred to cache.

Associative Mapping

The fastest and most flexible cache organization uses an associative memory. This organization is illustrated in Fig. 12-11. The associative memory stores both the address and content (data) of the memory word. This permits any location in cache to store any word from main memory. The diagram shows three words presently stored in the cache. The address value of 15 bits is shown as a five-digit octal number and its corresponding 12-bit word is shown as a four-digit octal number. A CPU address of 15 bits is placed in the argument register and the associative memory is searched for a matching address. If the

Figure 12-11 Associative mapping cache (all numbers in octal).




address is found, the corresponding 12-bit data is read and sent to the CPU. If no match occurs, the main memory is accessed for the word. The address-data pair is then transferred to the associative cache memory. If the cache is full, an address-data pair must be displaced to make room for a pair that is needed and not presently in the cache. The decision as to what pair is replaced is determined from the replacement algorithm that the designer chooses for the cache. A simple procedure is to replace cells of the cache in round-robin order whenever a new word is requested from main memory. This constitutes a first-in first-out (FIFO) replacement policy.

Direct Mapping

Associative memories are expensive compared to random-access memories because of the added logic associated with each cell. The possibility of using a random-access memory for the cache is investigated in Fig. 12-12. The CPU address of 15 bits is divided into two fields. The nine least significant bits constitute the *index* field and the remaining six bits form the *tag* field. The figure shows that main memory needs an address that includes both the tag and the index bits. The number of bits in the index field is equal to the number of address bits required to access the cache memory.

In the general case, there are 2^k words in cache memory and 2^n words in main memory. The *n*-bit memory address is divided into two fields: *k* bits for the index field and n - k bits for the tag field. The direct mapping cache organization uses the *n*-bit address to access the main memory and the *k*-bit index to access the cache. The internal organization of the words in the cache memory is as shown in Fig. 12-13(b). Each word in cache consists of the data word and its associated tag. When a new word is first brought into the cache, the tag bits are stored alongside the data bits. When the CPU generates a memory request, the index field is used for the address to access the cache. The





tag field




Figure 12-13 Direct mapping cache organization.

tag field of the CPU address is compared with the tag in the word read from the cache. If the two tags match, there is a hit and the desired data word is in cache. If there is no match, there is a miss and the required word is read from main memory. It is then stored in the cache together with the new tag, replacing the previous value. The disadvantage of direct mapping is that the hit ratio can drop considerably if two or more words whose addresses have the same index but differenttags are accessed repeatedly. However, this possibility is minimized by the fact that such words are relatively far apart in the address range (multiples of 512 locations in this example.)

To see how the direct-mapping organization operates, consider the numerical example shown in Fig. 12-13. The word at address zero is presently stored in the cache (index = 000, tag = 00, data = 1220). Suppose that the CPU now wants to access the word at address 02000. The index address is 000, so it is used to access the cache. The two tags are then compared. The cache tag is 00 but the address tag is 02, which does not produce a match. Therefore, the main memory is accessed and the data word 5670 is transferred to the CPU. The cache word at index address 000 is then replaced with a tag of 02 and data of 5670.

The direct-mapping example just described uses a block size of one word. The same organization but using a block size of 8 words is shown in Fig. 12-14.




Figure 12-14 Direct mapping cache with block size of 8 words.

The index field is now divided into two parts: the block field and the word field. In a 512-word cache there are 64 blocks of 8 words each, since $64 \times 8 = 512$. The block number is specified with a 6-bit field and the word within the block is specified with a 3-bit field. The tag field stored within the cache is common to all eight words of the same block. Every time a miss occurs, an entire block of eight words must be transferred from main memory to cache memory. Although this takes extra time, the hit ratio will most likely improve with a larger block size because of the sequential nature of computer programs.

Set-Associative Mapping

It was mentioned previously that the disadvantage of direct mapping is that two words with the same index in their address but with different tag values cannot reside in cache memory at the same time. A third type of cache organization, called set-associative mapping, is an improvement over the directmapping organization in that each word of cache can store two or more words of memory under the same index address. Each data word is stored together with its tag and the number of tag-data items in one word of cache is said to form a set. An example of a set-associative cache organization for a set size of two is shown in Fig. 12-15. Each index address refers to two data words and their associated tags. Each tag requires six bits and each data word has 12 bits, so the word length is 2(6 + 12) = 36 bits. An index address of nine bits can accommodate 512 words. Thus the size of cache memory is 512×36 . It can accommodate 1024 words of main memory since each word of cache contains two data words. In general, a set-associative cache of set size *k* will accommodate *k* words of main memory in each word of cache.

Index	Tag	Data	Tag	Data
000	01	3450	0 2	5670
			1	
777	0 2	6710	00	2340
			1.0	

Figure 12-15 Two-way set-associative mapping cache.

The octal numbers listed in Fig. 12-15 are with reference to the main memory contents illustrated in Fig. 12-13(a). The words stored at addresses 01000 and 02000 of main memory are stored in cache memory at index addresses 000. Similarly, the words at addresses 02777 and 00777 are stored in cache at index address 777. When the CPU generates a memory request, the index value of the address is used to access the cache. The tag field of the CPU address is then compared with both tags in the cache to determine if a match occurs. The comparison logic is done by an associative search of the tags in the set similar to an associative memory search: thus the name "set-associative." The hit ratio will improve as the set size increases because more words with the same index but different tags can reside in cache. However, an increase in the set size increases the number of bits in words of cache and requires more complex comparison logic.

When a miss occurs in a set-associative cache and the set is full, it is necessary to replace one of the tag-data items with a new value. The most common replacement algorithms used are: random replacement, first-in, firstout (FIFO), and least recently used (LRU). With the random replacement policy the control chooses one tag-data item for replacement at random. The FIFO procedure selects for replacement the item that has been in the set the longest. The LRU algorithm selects for replacement the item that has been least recently used by the CPU. Both FIFO and LRU can be implemented by adding a few extra bits in each word of cache.

Writing into Cache

An important aspect of cache organization is concerned with memory write requests. When the CPU finds a word in cache during a read operation, the main memory is not involved in the transfer. However, if the operation is a write, there are two ways that the system can proceed.

replacement algorithms The simplest and most commonly used procedure is to update main memory with every memory write operation, with cache memory being updated in parallel if it contains the word at the specified address. This is called the *write-through* method. This method has the advantage that main memory always contains the same data as the cache. This characteristic is important in systems with direct memory access transfers. It ensures that the data residing in main memory are valid at all times so that an I/O device communicating through DMA would receive the most recent updated data.

The second procedure is called the *write-back* method. In this method only the cache location is updated during a write operation. The location is then marked by a flag so that later when the word is removed from the cache it is copied into main memory. The reason for the write-back method is that during the time a word resides in the cache, it may be updated several times; however, as long as the word remains in the cache, it does not matter whether the copy in main memory is out of date, since requests from the word are filled from the cache. It is only when the word is displaced from the cache that an accurate copy need be rewritten into main memory. Analytical results indicate that the number of memory writes in a typical program ranges between 10 and 30 percent of the total references to memory.

Cache Initialization

One more aspect of cache organization that must be taken into consideration is the problem of initialization. The cache is initialized when power is applied to the computer or when the main memory is loaded with a complete set of programs from auxiliary memory. After initialization the cache is considered to be empty, but in effect it contains some nonvalid data. It is customary to include with each word in cache a *valid bit* to indicate whether or not the word contains valid data.

The cache is initialized by clearing all the valid bits to 0. The valid bit of a particular cache word is set to 1 the first time this word is loaded from main memory and stays set unless the cache has to be initialized again. The introduction of the valid bit means that a word in cache is not replaced by another word unless the valid bit is set to 1 and a mismatch of tags occurs. If the valid bit happens to be 0, the new word automatically replaces the invalid data. Thus the initialization condition has the effect of forcing misses from the cache until it fills with valid data.

12-6 Virtual Memory

In a memory hierarchy system, programs and data are first stored in auxiliary memory. Portions of a program or data are brought into main memory as they are needed by the CPU. *Virtual memory* is a concept used in some large computer systems that permit the user to construct programs as though a large

write-through

write-back

valid bit

memory space were available, equal to the totality of auxiliary memory. Each address that is referenced by the CPU goes through an address mapping from the so-called virtual address to a physical address in main memory. Virtual memory is used to give programmers the illusion that they have a very large memory at their disposal, even though the computer actually has a relatively small main memory. A virtual memory system provides a mechanism for translating program-generated addresses into correct main memory locations. This is done dynamically, while programs are being executed in the CPU. The translation or mapping is handled automatically by the hardware by means of a mapping table.

Address Space and Memory Space

An address used by a programmer will be called a *virtual address*, and the set of such addresses the *address space*. An address in main memory is called a *location* or *physical address*. The set of such locations is called the *memory space*. Thus the address space is the set of addresses generated by programs as they reference instructions and data; the memory space consists of the actual main memory locations directly addressable for processing. In most computers the address and memory space are identical. The address space is allowed to be larger than the memory space in computers with virtual memory.

As an illustration, consider a computer with a main-memory capacity of 32K words (K = 1024). Fifteen bits are needed to specify a physical address in memory since $32K = 2^{15}$. Suppose that the computer has available auxiliary memory for storing $2^{20} = 1024K$ words. Thus auxiliary memory has a capacity for storing information equivalent to the capacity of 32 main memories. Denoting the address space by N and the memory space by M, we then have for this example N = 1024K and M = 32K.

In a multiprogram computer system, programs and data are transferred to and from auxiliary memory and main memory based on demands imposed by the CPU. Suppose that program 1 is currently being executed in the CPU. Program 1 and a portion of its associated data are moved from auxiliary memory into main memory as shown in Fig. 12-16. Portions of programs and data need not be in contiguous locations in memory since information is being moved in and out, and empty spaces may be available in scattered locations in memory.

In a virtual memory system, programmers are told that they have the total address space at their disposal. Moreover, the address field of the instruction code has a sufficient number of bits to specify all virtual addresses. In our example, the address field of an instruction code will consist of 20 bits but physical memory addresses must be specified with only 15 bits. Thus CPU will reference instructions and data with a 20-bit address, but the information at this address must be taken from physical memory because access to auxiliary storage for individual words will be prohibitively long. (Remember that for

address space memory space




Figure 12-16 Relation between address and memory space in a virtual memory system.

efficient transfers, auxiliary storage moves an entire record to the main memory.) A table is then needed, as shown in Fig. 12-17, to map a virtual address of 20 bits to a physical address of 15 bits. The mapping is a dynamic operation, which means that every address is translated immediately as a word is referenced by CPU.

The mapping table may be stored in a separate memory as shown in Fig. 12-17 or in main memory. In the first case, an additional memory unit is required as well as one extra memory access time. In the second case, the table




Figure 12-17 Memory table for mapping a virtual address.

takes space from main memory and two accesses to memory are required with the program running at half speed. A third alternative is to use an associative memory as explained below.

Address Mapping Using Pages

The table implementation of the address mapping is simplified if the information in the address space and the memory space are each divided into groups of fixed size. The physical memory is broken down into groups of equal size called *blocks*, which may range from 64 to 4096 words each. The term *page* refers to groups of address space of the same size. For example, if a page or block consists of 1K words, then, using the previous example, address space is divided into 1024 pages and main memory is divided into 32 blocks. Although both a page and a block are split into groups of 1K words, a page refers to the organization of address space, while a block refers to the organization of memory space. The programs are also considered to be split into pages. Portions of programs are moved from auxiliary memory to main memory in records equal to the size of a page. The term "page frame" is sometimes used to denote a block.

Consider a computer with an address space of 8K and a memory space of 4K. If we split each into groups of 1K words we obtain eight pages and four blocks as shown in Fig. 12-18. At any given time, up to four pages of address space may reside in main memory in any one of the four blocks.

The mapping from address space to memory space is facilitated if each virtual address is considered to be represented by two numbers: a page number address and a line within the page. In a computer with 2^p words per page, p bits are used to specify a line address and the remaining high-order bits of the virtual address specify the page number. In the example of Fig. 12-18, a virtual address has 13 bits. Since each page consists of $2^{10} = 1024$ words, the high-order three bits of a virtual address will specify one of the eight pages and the low-order 10 bits give the line address within the page. Note that the line address in address space and memory space is the same; the only mapping required is from a page number to a block number.

The organization of the memory mapping table in a paged system is shown in Fig. 12-19. The memory-page table consists of eight words, one for each page. The address in the page table denotes the page number and the content of the word gives the block number where that page is stored in main memory. The table shows that pages 1, 2, 5, and 6 are now available in main memory in blocks 3, 0, 1, and 2, respectively. A presence bit in each location indicates whether the page has been transferred from auxiliary memory into main memory. The CPU references a word in memory with a virtual address of 13 bits. The three high-order bits of the virtual address specify a page number and also an address for the memory-page table. The content of the

pages and blocks

page frame





Figure 12-18 Address space and memory space split into groups of 1K words.

word in the memory page table at the page number address is read out into the memory table buffer register. If the presence bit is a 1, the block number thus read is transferred to the two high-order bits of the main memory address register. The line number from the virtual address is transferred into the 10 low-order bits of the memory address register. A read signal to main memory

Figure 12-19 Memory table in a paged system.



Memory page table

transfers the content of the word to the main memory buffer register ready to be used by the CPU. If the presence bit in the word read from the page table is 0, it signifies that the content of the word referenced by the virtual address does not reside in main memory. A call to the operating system is then generated to fetch the required page from auxiliary memory and place it into main memory before resuming computation.

Associative Memory Page Table

A random-access memory page table is inefficient with respect to storage utilization. In the example of Fig. 12-19 we observe that eight words of memory are needed, one for each page, but at least four words will always be marked empty because main memory cannot accommodate more than four blocks. In general, a system with n pages and m blocks would require a memory-page table of n locations of which up to m blocks will be marked with block numbers and all others will be empty. As a second numerical example, consider an address space of 1024K words and memory space of 32K words. If each page or block contains 1K words, the number of pages is 1024 and the number of blocks 32. The capacity of the memory-page table must be 1024 words and only 32 locations may have a presence bit equal to 1. At any given time, at least 992 locations will be empty and not in use.

A more efficient way to organize the page table would be to construct it with a number of words equal to the number of blocks in main memory. In this way the size of the memory is reduced and each location is fully utilized. This method can be implemented by means of an associative memory with each word in memory containing a page number together with its corresponding




Figure 12-20 An associative memory page table.

block number. The page field in each word is compared with the page number in the virtual address. If a match occurs, the word is read from memory and its corresponding block number is extracted.

Consider again the case of eight pages and four blocks as in the example of Fig. 12-19. We replace the random access memory-page table with an associative memory of four words as shown in Fig. 12-20. Each entry in the associative memory array consists of two fields. The first three bits specify a field for storing the page number. The last two bits constitute a field for storing the block number. The virtual address is placed in the argument register. The page number bits in the argument register are compared with all page numbers in the page field of the associative memory. If the page number is found, the 5-bit word is read out from memory. The corresponding block number, being in the same word, is transferred to the main memory address register. If no match occurs, a call to the operating system is generated to bring the required page from auxiliary memory.

Page Replacement

A virtual memory system is a combination of hardware and software techniques. The memory management software system handles all the software operations for the efficient utilization of memory space. It must decide (1) which page in main memory ought to be removed to make room for a new page, (2) when a new page is to be transferred from auxiliary memory to main memory, and (3) where the page is to be placed in main memory. The hardware mapping mechanism and the memory management software together constitute the architecture of a virtual memory.

When a program starts execution, one or more pages are transferred into main memory and the page table is set to indicate their position. The program is executed from main memory until it attempts to reference a page that is still in auxiliary memory. This condition is called *pagefault*. When page fault occurs, the execution of the present program is suspended until the required page is brought into main memory. Since loading a page from auxiliary memory to main memory is basically an I/O operation, the operating system assigns this task to the I/O processor. In the meantime, control is transferred to the next program in memory that is waiting to be processed in the CPU. Later, when the memory block has been assigned and the transfer completed, the original program can resume its operation.

When a page fault occurs in a virtual memory system, it signifies that the page referenced by the CPU is not in main memory. A new page is then transferred from auxiliary memory to main memory. If main memory is full, it would be necessary to remove a page from a memory block to make room for the new page. The policy for choosing pages to remove is determined from the replacement algorithm that is used. The goal of a replacement policy is to try to remove the page least likely to be referenced in the immediate future.

Two of the most common replacement algorithms used are the first-in,

page fault

 FIFO
 first-out (FIFO) and the least recently used (LRU). The FIFO algorithm selects for replacement the page that has been in memory the longest time. Each time a page is loaded into memory, its identification number is pushed into a FIFO stack. FIFO will be full whenever memory has no more empty blocks. When a new page must be loaded, the page least recently brought in is removed. The page to be removed is easily determined because its identification number is at the top of the FIFO stack. The FIFO replacement policy has the advantage of being easy to implement. It has the disadvantage that under certain circumstances pages are removed and loaded from memory too frequently.

 LRU
 The LRU policy is more difficult to implement but has been more attrac

The LRU policy is more difficult to implement but has been more attractive on the assumption that the least recently used page is a better candidate for removal than the least recently loaded page as in FIFO. The LRU algorithm can be implemented by associating a counter with every page that is in main memory. When a page is referenced, its associated counter is set to zero. At fixed intervals of time, the counters associated with all pages presently in memory are incremented by 1. The least recently used page is the page with the highest count. The counters are often called *aging registers*, as their count indicates their age, that is, how long ago their associated pages have been referenced.

12-7 Memory Management Hardware

In a multiprogramming environment where many programs reside in memory it becomes necessary to move programs and data around the memory, to vary the amount of memory in use by a given program, and to prevent a program from changing other programs. The demands on computer memory brought about by multiprogramming have created the need for a memory management system. A memory management system is a collection of hardware and software procedures for managing the various programs residing in memory. The memory management software is part of an overall operating system available in many computers. Here we are concerned with the hardware unit associated with the memory management system.

The basic components of a memory management unit are:

- A facility for dynamic storage relocation that maps logical memory references into physical memory addresses
- A provision for sharing common programs stored in memory by different users
- Protection of information against unauthorized access between users and preventing users from changing operating system functions

The dynamic storage relocation hardware is a mapping process similar to the paging system described in Sec. 12-6. The fixed page size used in the virtual